

Part 1. Shared memory: an elusive abstraction


Francesco Zappa Nardelli

INRIA Paris-Rocquencourt

http://moscova.inria.fr/~zappa/projects/weakmemory

Based on work done by or with

Peter Sewell, Jaroslav Ševčík, Susmit Sarkar, Tom Ridge, Scott Owens, Viktor Vafeiadis, Magnus O. Myreen, Kayvan Memarian, Luc Maranget, Derek Williams, Pankaj Pawan, Thomas Braibant, Mark Batty, Jade Alglave.



High-level languages, compilers, multiprocessors... an elusive mix?

Francesco Zappa Nardelli


INRIA Paris-Rocquencourt


http://moscova.inria.fr/~zappa/projects/weakmemory

Based on work done by or with


Peter Sewell, Jaroslav Ševčík, Susmit Sarkar, Tom Ridge, Scott Owens, Viktor Vafeiadis, Magnus O. Myreen, Kayvan Memarian, Luc Maranget, Derek Williams, Pankaj Pawan, Thomas Braibant, Mark Batty, Jade Alglave.

Compilers vs. programmers





Compilers vs. programmers



Constant propagation (an optimising compiler breaks your program)

A simple and innocent looking optimization:

int
$$x = 14$$
;
int $y = 7 - x / 2$;
int $y = 7 - 14 / 2$;

Constant propagation (an optimising compiler breaks your program)

A simple and innocent looking optimization:

int
$$x = 14$$
;
int $y = 7 - x / 2$;
int $y = 7 - 14 / 2$;

Consider the two threads below:

$$x = y = 0$$
 $x = 1$

if $(x == 1)$ {
 print x | $x = 0$
 $y = 1$ }

Intuitively, this program always prints 0

Constant propagation (an optimising compiler breaks your program)

A simple and innocent looking optimization:

int
$$x = 14$$
;
int $y = 7 - x / 2$;
int $y = 7 - 14 / 2$;

Consider the two threads below:

Sun HotSpot JVM or GCJ: always prints 1.

Background: lock and unlock

Suppose that two threads increment a shared memory location:

• If both threads read 0, (even in an ideal world) x == 1 is possible:

```
tmp1 = *x; tmp2 = *x; *x = tmp1 + 1; *x = tmp2 +1
```

Background: lock and unlock

 Lock and unlock are primitives that prevent the two threads from interleaving their actions.

```
x = 0
```

```
lock();
tmp1 = *x;
tmp2 = *x;
*x = tmp1 + 1;
unlock();
unlock();
```

• In this case, the interleaving below is forbidden, and we are guaranteed that x == 2 at the end of the execution.

```
tmp1 = *x; tmp2 = *x; *x = tmp1 + 1; *x = tmp2 +1
```

Lazy initialisation (an unoptimising compiler breaks your program)

Deferring an object's initialisation util first use: a big win if an object is never used (e.g. device drivers code). Compare:

The singleton pattern

Lazy initialisation is a pattern commonly used. In C++ you would write:

```
class Singleton {
public:
  static Singleton *instance (void) {
    if (instance == NULL)
     instance = new Singleton;
    return instance;
                                // other methods omitted
private:
  static Singleton *instance; // other fields omitted
};
Singleton::instance () -> method ();
```

But this code is not thread safe! Why?

Making the singleton pattern thread safe

A simple thread safe version:

```
class Singleton {
public:
    static Singleton *instance (void) {
        Guard<Mutex> guard (lock_); // only one thread at a time
        if (instance_ == NULL)
            instance_ = new Singleton;
        return instance_;
    }
private:
    static Mutex lock_;
    static Singleton *instance_;
};
```

Every call to instance must acquire and release the lock: excessive overhead.

Obvious (broken) optimisation

```
class Singleton {
public:
    static Singleton *instance (void) {
        if (instance_ == NULL) {
            Guard<Mutex> guard (lock_); // lock only if unitialised instance_ = new Singleton; }
        return instance_;
    }

private:
    static Mutex lock_;
    static Singleton *instance_;
};
```

Exercise: why is it broken?

Clever programmers use double-check locking

```
class Singleton {
public:
 static Singleton *instance (void) {
    // First check
    if (instance == NULL) {
       // Ensure serialization
       Guard<Mutex> guard (lock );
       // Double check
       if (instance_ == NULL)
         instance = new Singleton;
    return instance;
private: [..]
};
```

Idea: re-check that the Singleton has not been created after acquiring the lock.

Double-check locking: clever but broken

The instruction

```
instance_ = new Singleton;
```

does three things:

- 1) allocate memory
- 2) construct the object
- 3) assign to instance_ the address of the memory

Not necessarily in this order! For example:

If this code is generated, the order is 1,3,2.

Broken...

Thread 1:

executes through Line 2 and is suspended; at this point, instance_ is non-NULL, but no singleton has been constructed.

Thread 2:

executes Line 1, sees instance_ as non-NULL, returns, and dereferences the pointer returned by Singleton (i.e., instance_).

Thread 2 attempts to reference an object that is not there yet!

The fundamental problem

Problem: You need a way to specify that step 3 come after steps 1 and 2.

There is no way to specify this in C++

Similar examples can be built for any programming language...

That pesky hardware (1)

Consider misaligned 4-byte accesses

(Disclaimer: compiler will normally ensure alignment)

Intel SDM x86 atomic accesses:

- n-bytes on an n-byte boundary (n = 1,2,4,16)
- P6 or later: ... or if unaligned but within a cache line

Question: what about multi-word high-level language values?

That pesky hardware (1)

Consider misaligned 4-byte accesses

(Disclaime

Intel SDN

• *n*-byte:

P6 or I

This is called a *out-of-thin air read*:

the program reads a value

that the programmer never wrote.

Question: what about multi-word high-level language values

That pesky hardware (2)


Hardware optimisations can be observed by concurrent code:

Thread 0	Thread 1
x = 1	y = 1
print y	print x

At the end of some executions:

0 0

is printed on the screen, both on x86 and Power/ARM).



That pesky hardware (2)


...and differ between architectures...

Thread 0	Thread 1
x = 1	print y
y = 1	print x


At the end of some executions:


1 0

is printed on the screen on Power/ARM but not on x86.



Compilers vs. programmers





Compilers vs. programmers

Tension:

- the programmer wants to understand the code he writes
- the compiler and the hardware want to optimise it.

Which are the valid optimisations that the compiler or the hardware can perform without breaking the expected semantics of a concurrent program?

Which is the semantics of a concurrent program?

This lecture


Programming language models

- 1) defining the semantics of a concurrent programming language
- 2) data-race freedom
- 3) soundness of compiler optimisations


Previous lecture: hardware models

- 1) why are industrial specs so often flawed? focus on x86, with a glimpse of Power/ARM
- 2) usable models: x86-TSO, PowerARM

effect of VS2005 compiler optimisations on speed



A brief tour of compiler optimisations





World of optimisations

A typical compiler performs many optimisations.

gcc 4.4.1. with -02 option goes through 147 compilation passes.

computed using -fdump-tree-all and -fdump-rtl-all

Sun Hotspot Server JVM has 18 high-level passes with each pass composed of one or more smaller passes.

http://www.azulsystems.com/blog/cliff-click/2009-04-14-odds-ends

World of optimisations

A typical compiler performs many optimisations.

- Common subexpression elimination
 (copy propagation, partial redundancy elimination, value numbering)
- (conditional) constant propagation
- dead code elimination
- loop optimisations
 (loop invariant code motion, loop splitting/peeling, loop unrolling, etc.)
- vectorisation
- peephole optimisations
- tail duplication removal
- building graph representations/graph linearisation
- register allocation
- call inlining
- local memory to registers promotion
- spilling
- instruction scheduling

World of optimisations

However only some optimisations change shared-memory traces:

- Common subexpression elimination
 (copy propagation, partial redundancy elimination, value numbering)
- (conditional) constant propagation
- dead code elimination
- loop optimisations
 (loop invariant code motion), loop splitting/peeling, loop unrolling, etc.)
- vectorisation
- peephole optimisations
- tail duplication removal
- building graph representations/graph linearisation
- register allocation
- call inlining
- local memory to registers promotion
- spilling
- instruction scheduling

Memory optimisations

Optimisations of shared memory can be classified as:

Eliminations (of reads, writes, sometimes synchronisation).

Reordering (of independent non-conflicting memory accesses).

Introductions (of reads and of writes – rarely).

Eliminations

This includes common subexpression elimination, dead read elimination, overwritten write elimination, redundant write elimination.

Irrelevant read elimination:

$$r=*x; C \rightarrow C$$

where r is not free in c.

Redundant read after read elimination:

$$r1=*x; r2=*x \rightarrow r1=*x; r2=r1$$

Redundant read after write elimination:

$$*x=r1; r2=*x \rightarrow *x=r1; r2=r1$$

Reordering

Common subexpression elimination, some loop optimisations, code motion.

Normal memory access reordering:

```
r1=*x; r2=*y → r2=*y; r1=*x

*x=r1; *y=r2 → *y=r2; *x=r1

r1=*x; *y=r2 ⇌ *y=r2; r1=*x
```

Roach motel reordering:

```
memop; lock m → lock m; memop
unlock m; memop → memop; unlock m
where memop is *x=r1 or r1=*x
```

Memory access introduction

Can an optimisation introduce memory accesses?

Yes, but rarely:

Note that the loop body is not executed.

Memory access introduction

Back to our question now:

Which is the semantics of a concurrent program?

Thole that the loop body is not executed.

Vote: topics for my this lecture

1. The Iwarx and stwcx Power instructions [3]



- 3. Operational and axiomatic formalisation of x86-TSO [4]
- 4. Fence optimisations for x86-TSO [4]
- 5. The Java memory model [4]
- 6. The C11/C++11 memory model [17]
- 7. Static and dynamic techniques for data-race detection [7]
- 8. The Linux memory model (?!) [18]





Sequential consistency

Multiprocessors have a *sequentially consistent* shared memory when:


...the result of any execution is the same as if the operations of all the processors were executed in some sequential order, and the operations of each individual processor appear in this sequence in the order specified by its program...


Lamport, 1979.







Compilers, programmers & sequential consistency







Compilers, programmers & sequential consistency





Compilers, programmers & sequential consistency






A Case for an SC-Preserving Compiler

Daniel Marino[†] Abhayendra Singh* Todd Millstein[†] Madanlal Musuvathi[‡] Satish Narayanasamy*

[†]University of California, Los Angeles *University of Michigan, Ann Arbor [‡]Microsoft Research, Redmond

An SC-preserving compiler, obtained by restricting the optimization phases in LLVM, a state-of-the-art C/C++ compiler, incurs an average slowdown of 3.8% and a maximum slowdown of 34% on a set of 30 programs from the SPLASH-2, PARSEC, and SPEC CINT2006 benchmark suites.

And this study supposes that the hardware is SC.



SC and hardware

The compiler must insert enough synchronising instructions to prevent hardware reorderings. On x86 we have:

- MFENCE flush the local write buffer
- LOCK prefix (e.g. CMPXCHG)
 flush the local write buffer
 globally lock the memory

Initial: [x]=0 ∧ [y]=0	
proc 0	proc 1
MOV [x]←\$1	MOV [y]←\$1
MFENCE	MFENCE
MOV EAX←[y]	MOV EBX←[x]
Forbid: EAX=0 ∧ EBX=0	

Initally, $[100] = 0$		
At the end, $[100] = 2$		

proc:0	proc:1
LOCK; INC [100]	LOCK; INC [100]

These consumes hundreds of cycles... ideally should be avoided. *Naively recovering SC on x86 incurs in a ~40% overhead.*

A Case for an SC-Preserving Compiler

Daniel Marino[†] Abhayendra Singh* Todd Millstein[†] Madanlal Musuvathi[‡] Satish Narayanasamy*

[†]University of California, Los Angeles *University of Michigan, Ann Arbor [‡]Microsoft Research, Redmond

An SC-preserving compiler, obtained by restricting the optimization phases in LLVM, a state-of-the-art C/C++ compiler, incurs an average slowdown of 3.8% and a maximu program and SPH What is an SC-preserving compiler? ensive blement When is a compiler correct? And this st

When is a compiler correct?

A compiler is correct if any behaviour of the compiled program could be exhibited by the original program.

i.e. for any execution of the compiled program, there is an execution of the source program with the same observable behaviour.

Intuition: we represent programs as sets of memory action traces, where the trace is a sequence of memory actions of a single thread.

Intuition: the observable behaviour of an execution is the subtrace of external actions.

$$P_1 = *x = 1$$
 | r1 = *x; r2 = *x;
if r1=r2 then print 1 else print 2
$$P_2 = *x = 1$$
 | r1 = *x; r2 = r1;
if r1=r2 then print 1 else print 2

Is the transformation from P1 to P2 correct (in an SC semantics)?

```
P_1 = *x = 1 | r1 = *x; r2 = *x;
if r1=r2 then print 1 else print 2
P_2 = *x = 1 | r1 = *x; r2 = r1;
if r1=r2 then print 1 else print 2
```

$$P_1 = *x = 1$$
 | r1 = *x; r2 = *x;
if r1=r2 then print 1 else print 2
$$P_2 = *x = 1$$
 | r1 = *x; r2 = r1;
if r1=r2 then print 1 else print 2

Executions of P1:

$$\begin{aligned} & \mathsf{W}_{t_1} \, x{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{P}_{t_2} \, 1 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{W}_{t_1} \, x{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{P}_{t_2} \, 2 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{R}_{t_2} \, x{=}0, \mathsf{W}_{t_1} \, x{=}1, \mathsf{P}_{t_2} \, 1 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{R}_{t_2} \, x{=}0, \mathsf{P}_{t_2} \, 1, \mathsf{W}_{t_1} \, x{=}1 \end{aligned}$$

$$P_1 = *x = 1$$
 | r1 = *x; r2 = *x; if r1=r2 then print 1 else print 2 | $P_2 = *x = 1$ | r1 = *x; r2 = r1; if r1=r2 then print 1 else print 2

Executions of P1:

$$\begin{split} & \mathsf{W}_{t_1} \, x{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{P}_{\boldsymbol{t}_2} \, 1 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{W}_{t_1} \, x{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{P}_{\boldsymbol{t}_2} \, 2 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{R}_{t_2} \, x{=}0, \mathsf{W}_{t_1} \, x{=}1, \mathsf{P}_{\boldsymbol{t}_2} \, 1 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{R}_{t_2} \, x{=}0, \mathsf{P}_{\boldsymbol{t}_2} \, 1, \mathsf{W}_{t_1} \, x{=}1 \end{split}$$

Executions of P2:

$$\begin{aligned} & \mathsf{W}_{t_1} \, x{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{P}_{t_2} \, 1 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{W}_{t_1} \, x{=}1, \mathsf{P}_{t_2} \, 1 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{P}_{t_2} \, 1, \mathsf{W}_{t_1} \, x{=}1 \end{aligned}$$

$$P_1 = *x = 1$$
 | r1 = *x; r2 = *x;
if r1=r2 then print 1 else print 2
$$P_2 = *x = 1$$
 | r1 = *x; r2 = r1;
if r1=r2 then print 1 else print 2

Executions of P1:

$$\begin{split} & \mathsf{W}_{t_1} \, x{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{P}_{\boldsymbol{t}_2} \, 1 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{W}_{t_1} \, x{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{P}_{\boldsymbol{t}_2} \, 2 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{R}_{t_2} \, x{=}0, \mathsf{W}_{t_1} \, x{=}1, \mathsf{P}_{\boldsymbol{t}_2} \, 1 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{R}_{t_2} \, x{=}0, \mathsf{P}_{\boldsymbol{t}_2} \, 1, \mathsf{W}_{t_1} \, x{=}1 \end{split}$$


Executions of P2:

$$\begin{aligned} & \mathsf{W}_{t_1} \, x{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{P}_{t_2} \, 1 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{W}_{t_1} \, x{=}1, \mathsf{P}_{t_2} \, 1 \\ & \mathsf{R}_{t_2} \, x{=}0, \mathsf{P}_{t_2} \, 1, \mathsf{W}_{t_1} \, x{=}1 \end{aligned}$$

Behaviours of P1: $[P_{t_2} 1], [P_{t_2} 2]$

Behaviours of P2: $[P_{t_2} 1]$

$$P_1 = *x = 1$$
 | r1 = *x; r2 = *x;
if r1=r2 then print 1 else print 2
$$P_2 = *x = 1$$
 | r1 = *x; r2 = r1;
if r1=r2 then print 1 else print 2



Behaviours of P1: $[P_{t_2} 1], [P_{t_2} 2]$ Behaviours of P2: $[P_{t_2} 1]$

There is only one execution with a printing behaviour:

$$\mathsf{W}_{t_1} \, x \! = \! 1, \mathsf{W}_{t_1} \, y \! = \! 1, \mathsf{R}_{t_2} \, x \! = \! 1, \mathsf{W}_{t_2} \, x \! = \! 2, \mathsf{W}_{t_2} \, y \! = \! 2, \mathsf{R}_{t_1} \, y \! = \! 2, \mathsf{R}_{t_1} \, x \! = \! 2, \mathsf{P}_{t_1} \, 2$$

But a compiler would optimise to:

The only execution with a printing behaviour in the optimised code is:

$$\mathsf{W}_{t_1} \, x{=}1, \mathsf{W}_{t_1} \, y{=}1, \mathsf{R}_{t_2} \, x{=}1, \mathsf{W}_{t_2} \, x{=}2, \mathsf{W}_{t_2} \, y{=}2, \mathsf{R}_{t_1} \, y{=}2, \mathsf{P}_{t_1} \, 1$$

So the optimisation is not correct.

```
*x = 1; r = *x;
*y = 1; print r;
```

Our first example highlighted that CSE is incorrect in SC.

Here is another example.

$$[P_{t_2} 1, P_{t_2} 0, P_{t_2} 1]$$

 $[P_{t_2} 0, P_{t_2} 1, P_{t_2} 1]$
 $[P_{t_2} 0, P_{t_2} 0, P_{t_2} 1]$
 $[P_{t_2} 0, P_{t_2} 0, P_{t_2} 1]$
 $[P_{t_2} 0, P_{t_2} 0, P_{t_2} 0]$

The observable behaviours are (note that 0 - 1 - 0 is not observable):

```
\begin{aligned} & [\mathsf{P}_{t_2} \, 1, \mathsf{P}_{t_2} \, 1, \mathsf{P}_{t_2} \, 1] \\ & [\mathsf{P}_{t_2} \, 1, \mathsf{P}_{t_2} \, 0, \mathsf{P}_{t_2} \, 1] \\ & [\mathsf{P}_{t_2} \, 0, \mathsf{P}_{t_2} \, 1, \mathsf{P}_{t_2} \, 1] \\ & [\mathsf{P}_{t_2} \, 0, \mathsf{P}_{t_2} \, 0, \mathsf{P}_{t_2} \, 1] \\ & [\mathsf{P}_{t_2} \, 0, \mathsf{P}_{t_2} \, 0, \mathsf{P}_{t_2} \, 0] \end{aligned}
```

But a compiler would optimise as:

Let's compare the behaviours of the two programs:

```
 [P_{t_2} \ 1, P_{t_2} \ 1, P_{t_2} \ 1] \\ [P_{t_2} \ 1, P_{t_2} \ 0, P_{t_2} \ 1] \\ [P_{t_2} \ 0, P_{t_2} \ 1, P_{t_2} \ 1] \\ [P_{t_2} \ 0, P_{t_2} \ 1, P_{t_2} \ 1] \\ [P_{t_2} \ 0, P_{t_2} \ 1, P_{t_2} \ 0] \\ [P_{t_2} \ 0, P_{t_2} \ 0, P_{t_2} \ 0] \\ [P_{t_2} \ 0, P_{t_2} \ 0, P_{t_2} \ 0]
```

The optimised program exhibits a new, unexpected, behaviour.

_Ct s compare the behaviours of the two programs

$$[P_{t_2} 1, P_{t_2} 1, P_{t_2} 1]$$

$$[P_{t_2} 1, P_{t_2} 1, P_{t_2} 1]$$

$$[P_{t_2} 1, P_{t_2} 0, P_{t_2} 1]$$

$$[P_{t_2} 1, P_{t_2} 0, P_{t_2} 1]$$

$$[P_{t_2} 0, P_{t_2} 1, P_{t_2} 1]$$

$$[P_{t_2} 0, P_{t_2} 1, P_{t_2} 0]$$

$$[P_{t_2} 0, P_{t_2} 0, P_{t_2} 1]$$

$$[P_{t_2} 0, P_{t_2} 0, P_{t_2} 0]$$

$$[P_{t_2} 0, P_{t_2} 0, P_{t_2} 0]$$

Reordering incorrect

$$*x = 1;$$
 $*y = 1;$ $r1 = *y$ $*y = 1;$ $r1 = *y$ $r2 = *x;$ $r2 = *x;$ print r1 print r2 print r1 print r2

Again, the optimised program exhibits a new behaviour:

$$[\mathsf{P}_{t_1} \, \mathsf{0}, \mathsf{P}_{t_2} \, \mathsf{1}] \\ [\mathsf{P}_{t_1} \, \mathsf{1}, \mathsf{P}_{t_2} \, \mathsf{0}] \\ [\mathsf{P}_{t_1} \, \mathsf{1}, \mathsf{P}_{t_2} \, \mathsf{1}] \\ [\mathsf{P}_{t_1} \, \mathsf{1}, \mathsf{P}_{t_2} \, \mathsf{1}] \\ [\mathsf{P}_{t_1} \, \mathsf{1}, \mathsf{P}_{t_2} \, \mathsf{1}] \\ [\mathsf{P}_{t_1} \, \mathsf{0}, \mathsf{P}_{t_2} \, \mathsf{0}]$$

Elimination of adjacent accesses

There are some correct optimisations under SC. For example it is correct to rewrite:

$$r1 = *x; r2 = *x \rightarrow r1 = *x; r2 = r1$$

The basic idea: whenever we perform the read r1 = *x in the optimised program, we perform both reads in the source program.

(More on this later)

Elimination of adjacent accesses

There are some correct optimisations under SC. For example it is correct to rewrite:

$$r1 = *x; r2 = *x \rightarrow r1 = *x; r2 = r1$$

Can we define a model that:

- 1) enables more optimisations than SC, and
- 2) retains the simplicity of SC?

(IVIOLE OF THIS later)



Data-race freedom

Our examples again:

Thread 0	Thread 1
*y = 1	if *x == 1
*x = 1	then print *y

 the problematic transformations (e.g. swapping the two writes in

Observable behaviour: 0

thread 0) do not change the meaning of single-threaded programs;

 the problematic transformations are detectable only by code that allows two threads to access the same data simultaneously in conflicting ways (e.g. one thread writes the datas read by the other).

Data-race freedom

		Thread 0	Thread 1
Our examples	s again:	*y = 1	<u>if *x</u> == 1
•the problem (e.g. swathread 0)	intuition Programming language synchronisation re	uages provide	print *y our: 0 rograms;
the probleallows twoconfliction	if these are used (and impose might avoid the is	,	e that y in ne other).

The basic solution	Thread 0	Thread 1
	*y = 1	if *x == 1
Prohibit data races	*x = 1	then print *y

Observable behaviour: 0

Defined as follows:

- two memory operations conflict if they access the same memory location and at least one is a store operation;
- a SC execution (interleaving) contains a data race if two conflicting operations corresponding to different threads are adjacent (maybe executed concurrently).

Example: a data race in the example above:

$$W_{t_1} y=1, W_{t_1} x=1, R_{t_2} x=1, R_{t_2} y=1, P_{t_2} 1$$

The basic solution

Thread 0	Thread 1
*y = 1	if *x == 1
*x = 1	then print *y

Prohibit data races

Observable behaviour: 0

Defined as follows:

two men location a

The definition of data race quantifies only

over the sequential consistent executions

a SC exeoperatio

executed concurrently).

flicting t (maybe

mory

Example: a data race in the example above:

$$W_{t_1} y=1, W_{t_1} x=1, R_{t_2} x=1, R_{t_2} y=1, P_{t_2} 1$$

Locks

No lock(I) can appear in the interleaving unless prior lock(I) and unlock(I) calls from other threads balance.

Atomic variables

Allow concurrent access "exempt" from data races. Called volatile in Java.

Example:

Thread 0	Thread 1
*y = 1	lock();
lock();	tmp = *x;
*x = 1	unlock();
unlock();	if tmp = 1
	then print *y

This program is data-race free:

```
*y = 1; lock(); *x = 1;unlock(); lock(); tmp = *x;unlock(); if tmp=1 then print *y

*y = 1; lock(); tmp = *x; unlock(); lock(); *x = 1; unlock(); if tmp=1

*y = 1; lock(); tmp = *x; unlock(); if tmp=1; lock(); *x = 1; unlock();

lock(); tmp = *x;unlock(); *y = 1; lock(); *x = 1; unlock(); if tmp=1

lock(); tmp = *x; unlock(); if tmp=1; *y = 1; lock(); *x = 1; unlock();

lock(); tmp = *x;unlock(); *y = 1; if tmp=1; lock(); *x = 1; unlock();
```

Thread 0

Thread 1

- lock(), unlock() are opaque for the compiler: viewed as potentially modifying any location, memory operations cannot be moved past them
- lock(), unlock() contain "sufficient fences" to prevent hardware reordering across them and global orderering

```
*y = 1; lock(); tmp = *x; unlock(); lock(); *x = 1; unlock(); if tmp=1

*y = 1; lock(); tmp = *x; unlock(); if tmp=1; lock(); *x = 1; unlock();

lock(); tmp = *x; unlock(); *y = 1; lock(); *x = 1; unlock(); if tmp=1

lock(); tmp = *x; unlock(); if tmp=1; *y = 1; lock(); *x = 1; unlock();

lock(); tmp = *x; unlock(); *y = 1; if tmp=1; lock(); *x = 1; unlock();
```

Thread 0

Thread 1

52

- lock(), unlock() are opaque for the compiler: viewed as potentially modifying any location, memory operations cannot be moved past them
- •lock(), unlock() contain "sufficient fences" to prevent hardware

reordering acre

Compiler/hardware can continue to reorder accesses

Intuition:

compiler/hardware do not know about threads, but only racing threads can tell the difference!

```
*y = 1; lock(); tmp

*y = 1; lock(); tmp
```

```
lock(); tmp = *x; unlock(); *y = 1; lock(); *x = 1; unlock(); if tmp=1
lock(); tmp = *x; unlock(); if tmp=1; *y = 1; lock(); *x = 1; unlock();
lock(); tmp = *x; unlock(); *y = 1; if tmp=1; lock(); *x = 1; unlock();
```

Another example of DRF program

Exercise: is this program DRF?

Thread 0	Thread 1
if *x == 1	if *y == 1
then *y = 1	then *x = 1

Another example of DRF program

Exercise: is this program DRF?

Thread 0	Thread 1
if *x == 1	if *y == 1
then *y = 1	then *x = 1

Answer: yes!

The writes cannot be executed in any SC execution, so they cannot participate in a data race.

Another example of DRF program

Exercise: is this program DRF?

Thread 0	Thread 1
if *x == 1	if *y == 1
then *y = 1	then $*x = 1$

Data-race freedom is not the ultimate panacea

The par

An

- the absence of data-races is hard to verify / test (undecidable)
- imagine debugging: my program ended with a wrong result, then either my program has a bug OR it has a data-race

Validity of compiler optimisations, summary

Transformation	SC	DRF
Memory trace preserving transformations	✓	✓
Redundant read after read elimination	✓*	✓
Redundant read after write elimination	✓*	✓
Irrelevant read elimination	✓	✓
Redundant write before write elimination	✓*	✓
Redundant write after read elimination	✓*	✓
Irrelevant read introduction	✓	×
Normal memory accesses reordering	×	✓
Roach-motel reordering	×(√for locks)	✓
External action reordering	×	✓

^{*} Optimisations legal only on adjacent statements.

Validity of compiler optimisations, summary

Transformation	SC
Memory trace preserving transformations	✓



Jaroslav Sevcik


Safe Optimisations for Shared-Memory Concurrent Programs


PLDI 2011

Roach-motel reordering	×(√for locks)	√	
External action reordering	×	✓	


^{*} Optimisations legal only on adjacent statements.


Compilers, programmers & data-race freedom






Compilers, programmers & data-race freedom






Compilers, programmers & data-race freedom







Data-race freedom, formalisation

A toy language: semantics

```
shared memory location
location, x
                   thread-local variable
register, r
integer, n
                  integers
             thread identifier
thread id, t
statement, s := statements
                       read from memory
   r := x
                      write to memory
   x := r
                       load constant into register
   r := n
                       lock
  lock
                     unlock
  unlock
  print r
                       output
program, p ::= s;...; s a program is a sequence of statements
system ::= concurrent system
  t_0:p_0 ... t_n:p_n parallel composition of n threads
```

A toy language: semantics

```
shared memory location
location, x
                     thread-local variable
register, r
in
th.
       We work with a toy language, but all this scales to the full
st
                          Java Memory Model.
   lock
                          lock
                          unlock
   unlock
   print r
                          output
                              a program is a sequence of statements
program, p ::= s;...;s
system ::= concurrent system
  | t_0:p_0 | \dots | t_n:p_n |
                             parallel composition of n threads
```

Traces and tracesets

Definition [trace]: a sequence of memory operations (read, write, thread start, I/O, synchronisation). Thread start is always the first action of thread. All actions in a trace belong to the same thread.

Definition [traceset]: a traceset is a prefix-closed set of traces.

Sample traceset:

$$\{[S(0), R[x=v], W[y=v]] \mid v \in V\}$$

 $\cup \{[S(1), R[y=v], W[x=1], X(v)] \mid v \in V\}$

Remarks:

- 1. Reads can read arbitrary values from memory.
- 2. Tracesets should not be confused with interleavings.
- 3. Tracesets do not enforce receptiveness or determinism:

$$\{[S(0)], [S(0), R[x=1]], [S(0), W[y=1]]\}$$

is also a valid traceset for the example below.

Sample traceset:

$$\{[S(0), R[x=v], W[y=v]] \mid v \in V\}$$

 $\cup \{[S(1), R[y=v], W[x=1], X(v)] \mid v \in V\}$

ad

sta

thr

De

Associate tracesets to toy language programs

< S, r := x; s >
$$\frac{R[x=v]}{}$$
 < S[r=v], s >

< S, x := r; s > $\frac{W[x=S(r)]}{}$ < S, s >

< S, r := n; s > $\frac{T}{}$ < S[r=n], s >

< S, lock; s > $\frac{L}{}$ < S, s >

< S, unlock; s > $\frac{U}{}$ < S, s >

< S, print r; s > $\frac{X(S(r))}{}$ < S, s >

< S, t₀:p₀ | ... | t_n:p_n > $\frac{S(i)}{}$ < S, p_i >

Tracesets and interleavings

Definition [interleaving]: an interleaving is a sequence of thread-identifier-action pairs.

Example: $y:=1; \parallel r2:=v; print r2;$

$$I' = [\langle 0, S(0) \rangle, \langle 1, S(1) \rangle, \langle 0, W[y=1] \rangle, \langle 1, R[v=0] \rangle, \langle 1, X(0) \rangle]$$

Given an interleaving *I*, the trace of *tid* in *I* is the sequence of actions of thread *tid* in *I*, e.g.:

trace
$$1 I' = [S(1), R[v=0], X(0)].$$

Conversely, given a traceset, we can compute all the well-formed interleavings (called *executions*)... (next slide)

Tracesets and interleavings

An interleaving *I* is an *execution* of a traceset *T* if:

- for all tid, trace tid $I \in T$ (traces belong to the traceset)
- tids correspond to entry points S(tid)
- lock / unlock alternates correctly
- each read sees the most recent write to the same location (read/from).

(The last property enforce the sequentially consistent semantics for memory accesses).

Tracesets and interleavings

An interleaving *I* is an *execution* of a traceset *T* if:

- for
- tid

(The

- Remarks:
- 1. Interleavings order totally the actions, and do not keep track - eatof which actions happen in parallel.
 - 2. It is however possible to put more structure on interleavings, and recover informations about concurrency.

sses).

Happens-before


Definition [program order]: **program order**, $<_{po}$, is a total order over the actions of the same thread in an interleaving.

Definition [synchronises with]: in an interleaving I, index i synchroniseswith index j, $i <_{sw} j$, if i < j and $A(I_i) = U$ (unlock), $A(I_j) = L$ (lock).

Definition [happens-before]: Happens-before is the transitive closure of program order and synchronises with.

Examples of happens before

Thread 0	Thread 1
*y = 1	lock();
lock(); *x = 1	tmp = *x;
*x = 1	unlock();
unlock();	if tmp = 1
	then print *y



Data-race freedom


Definition [data-race-freedom]: A traceset is data-race free if none of its executions has two adjacent conflicting actions from different threads.

Equivalently, a traceset is data-race free if in all its executions all pairs of conflicting actions are ordered by happens-before.

A racy program

Thread 0	Thread 1
*y = 1	if *x == 1
*x = 1	then print *y

Two conflicting accesses not related by happens before.



Data-race freedom: equivalence of definitions

Given an execution

$$\alpha ++ [a] ++ \beta ++ [b]$$

of a traceset T where [a] and [b] are the first conflicting actions not related by happen-before, we build the interleaving

$$\alpha ++ \beta' ++ [a] ++ [b]$$


where β ' are all the actions from β that strictly happen-before [b].

It remains to show that $\alpha ++ \beta' ++ [a] ++ [b]$ is an execution of T.


The formal proof is tedious and not easy (see Boyland 2008, Bohem & Adve 2008, Sevcik), here will give the intuitions of the construction on an example.

Data-race freedom: equivalence of definitions

```
Thread 1: x := 1; r1 := x; print r1;
Thread 2: r2 := z; print r2; x := 2;
```



read first



write first



Don't. No concurrency.

Poor match for current trends

Don't. No shared memory

A good match for some problems (see Erlang, MPI, ...)

Don't.

But language ensures data-race freedom

Possible (e.g. by ensuring data accesses protected by associated locks, or fancy effect type systems), but likely to be inflexible.


Don't.

But language ensures data-race freedom

Possible (e.g. by ensuring data accesses protected by associated

locks, or fancy effect type systems), but likely to be inflexible.

What about these fancy racy algorithms?



Don't.

Leave it (sort of) up to the hardware

Example: MLton (a high performance ML-to-x86 compiler, with concurrency extensions).

Accesses to ML refs will exhibit the underlying x86-tso behaviour (at least they are atomic).

Do.

Use data race freedom as a definition

- 1. Programs that race-free have only sequentially consistent behaviours
- 2. Programs that have a race in some execution can behave in any way

Sarita Adve & Mark Hill, 1990

Do.

Use data race freedom as a definition

Pro:


- simple
- strong guarantees for most code
- allows lots of freedom for compiler and hardware optimisations

Cons:

- undecidable premise
- can't write racy programs (escape mechanisms?)

Data race freedom as a definition

Posix is sort-of DRF



Applications shall ensure that access to any memory location by more than one thread of control (threads or processes) is restricted such that no thread of control can read or modify a memory location while another thread of control may be modifying it. Such access is restricted using functions that synchronize thread execution and also synchronize memory with respect to other threads.

Single Unix SPEC V3 & others

Data race freedom as a definition

Core of the C11/C++11 standard.

Hans Boehm & Sarita Adve, PLDI 2008.



Part of the JSR-133 standard.

Jeremy Manson & Bill Pugh & Sarita Adve, PLDI 2008.



Isn't this all obvious?



Isn't this all obvious?

Perhaps it should have been.



Isn't this all obvious?

Perhaps it should have been.

But a few things went wrong in the past...



1. Uncertainity about details

Is the outcome r1=r2=1 allowed?

1. Uncertainity about details

Is the outcome r1=r2=1 allowed?

- If the threads speculate that the values of x and y are 1, then each thread writes 1, validating the other thread speculation;
- such execution has a data race on x and y;
- however programmers would not envisage such execution when they check if their program is data-race free...

2. Compiler transformations introduce data races

```
truct s
{ char a; char b; } x;

Thread 1 is not equivalent to:
    struct s tmp = x;

tmp.a = 1;

x.a = 1; x.b = 1;
Thread 1 is not equivalent to:
    struct s tmp;
```

- Many compilers perform transformations similar to the one above when a is declared as a bit field;
- May be visible to client code since the update to $x \cdot b$ by T2 may be overwritten by the store to the complete structure x.

And many more interesting examples...

2b. Compiler transformations introduce data races

- The vectorisation above might introduce races, but
- most compilers do things along these lines (introduce speculative stores).

3. "escape" mechanisms

Some frequently used idioms (atomic counters, flags, ...) do not require sequentially consistency.

Programmers wants optimal implementations of these idioms.

Speed, much more than safety, makes programmers happier.

Data race freedom as a definition

Core of the C11/C++11 standard.

Hans Boehm & Sarita Adve, PLDI 2008.

with some escape mechanism called "low level atomics".

Mark Batty & al., POPL 2011.

Part of the JSR-133 standard.

Jeremy Manson & Bill Pugh & Sarita Adve, PLDI 2008.

DRF gives no guarantees for untrusted code: a disaster for Java, which relies on unforgeable pointers for its security guarantees.

JSR-133 is DRF + some out-of-thin-air guarantees for all code.

A word on JSR-133

Goal 1: data-race free programs are sequentially consistent;

Goal 2: all programs satisfy some memory safety requirements;

Goal 3: common compiler optimisations are sound.

Goal 2: all programs satisfy some memory safety requirements.

Programs should never read values that cannot be written by the program:

the only possible result should be printing two zeros because no other value appears in or can be created by the program.

Goal 2: all programs satisfy some memory safety requirements.

Programs should never read values that cannot be written by the program:

the only possible result should be printing two zeros because no other value appears in or can be created by the program.

Under DRF, it is correct to speculate on values of writes:

The transformed program can now print 42. This will be theoretically possible in C++11, but not in Java.

The program above looks benign, why does Java care so much about out-of-thin-air?

Out-of-thin-air is not so bening for references. Compare:

initially
$$x = y = 0$$

$$r1 := x$$

$$y := r1$$

$$r2 := y$$

$$r1 := x$$

$$r2 := y$$

$$r3 := r2$$

$$r1 := x$$

$$r2 := y$$

$$r3 := r2$$

$$r4 := r2$$

$$r5 := r2$$

$$r5 := r2$$

$$r6 := r2$$

$$r6 := r2$$

$$r7 := r2$$

$$r7 := r2$$

$$r7 := r2$$

$$r7 := r2$$

What should r2.run() call?

If we allow out-of-thin-air, then it could do anything!





Goal 1: data-race free programs are sequentially consistent;

Goal 2: all programs satisfy some memory safety requirements;

Goal 3: common compiler optimisations are sound.

The model is intricate, and fails to meet goal 3.

An example: should the source program print 1? can the optimised program print 1?

Jaroslav Ševčík, David Aspinall, ECOOP 2008

A word on C11/C++11 low-level atomics

```
std::atomic<int> flag0(0),flag1(0),turn(0);
void lock(unsigned index) {
   if (0 == index) {
                                                     Atomic variable declaration
       flag0.store(1, std::memory_order_relaxed);
       turn.exchange(1, std::memory_order_acq_rel);
       while (flag1.load(std::memory_order_acquire) 
           && 1 == turn.load(std::memory_order_relaxed))
           std::this_thread::yield();
   } else {
       flag1.store(1, std::memory_order_relaxed);
                                                                 New syntax for
       turn.exchange(0, std::memory_order_acq_rel);
                                                                 memory accesses
       while (flag0.load(std::memory_order_acquire)
           && 0 == turn.load(std::memory_order_relaxed))
           std::this_thread::yield();
void unlock(unsigned index) {
                                                                Qualifier
   if (0 == index) {
       flag0.store(0, std::memory_order_release);
   } else {
       flag1.store(0, std::memory_order_release);
```


Low-level atomics

MO_SEQ_CST LESS RELAXED

MO_RELEASE / MO_ACQUIRE

MO_RELEASE / MO_CONSUME

MO RELAXED



MO_SEQ_CST

The compiler must ensure that MO_SEQ_CST accesses have sequentially consistent semantics.

Thread 0	Thread 1
x.store(1,MO_SEQ_CST)	y.store(1,MO_SEQ_CST)
r1 = y.load(MO_SEQ_CST)	r2 = x.load(MO_SEQ_CST)

The program above cannot end with r1 = r2 = 0.

Sample compilation on x86: Sample compilation on Power:

store: MOV; MFENCE store: HWSYNC; ST

load: MOV load: HWSYNC; LD; CMP; BC; ISYNC

MO_RELEASE / MO_ACQUIRE

Supports a fast implementation of the message passing idiom:

Thread 0	Thread 1
x.store(1,MO_RELAXED)	r1 = y.load(MO_ACQUIRE)
y.store(1,MO_RELEASE)	$r2 = x.load(MO_RELAXED)$

The program above cannot end with r1 = 1 and r2 = 0.

Accesses to the data structure can be reordered/optimised (MO_RELAXED).

Sample compilation on x86: Sample compilation on Power:

store: MOV store: LWSYNC; ST

load: MOV load: LD; CMP; BC; ISYNC

MO_RELEASE / MO_CONSUME

Supports a fast implementation of the message passing idiom on Power:

Thread 0	Thread 1
x.store(1,MO_RELAXED)	r1 = y.load(x,MO_CONSUME)
y.store(&x,MO_RELEASE)	$r2 = (*r1).load(MO_RELAXED)$

The program above cannot end with r1 = 1 and r2 = 0.

The two loads have an address dependency, Power won't reorder them.

Sample compilation on x86: Sample compilation on Power:

store: MOV store: LWSYNC; ST

load: MOV load: LD

The end?

C11/C++11 is being implemented by mainstream compilers, low-level atomics are hard to use (just google for low-level atomics).



How are interesting concurrent algorithms currently implemented? Usually C plus asm!

Example: lockfree-lib, by Keir Fraser, starts with some macro definitions...

```
/*
 * I. Compare-and-swap.
 */

/*
 * This is a strong barrier! Reads cannot be delayed beyond a later store.
 * Reads cannot be hoisted beyond a LOCK prefix. Stores always in-order.
 */

#define CAS(_a, _o, _n)
 ({ __typeof__(_o) __o = _o;
   __asm__ __volatile__(
        "lock cmpxchg %3,%1"
        : "=a" (__o), "=m" (*(volatile unsigned int *)(_a)) \
              : "0" (__o), "r" (_n) );
        __o;
})
```

Resources



http://www.cl.cam.ac.uk/~pes20/weakmemory/index.html

Starting point:

J. Sevcik

Safe Optimisations for Shared Memory Concurrent Programs

PLDI 2011

H. Bohem

Threads Cannot Be Implemented as a Library

PLDI 2005