

# Semantics, languages and algorithms for multicore programming


Albert Cohen



Luc Maranget




Francesco Zappa Nardelli



#### Vote: topics for my this lecture



- 1. The Iwarx and stwcx Power instructions [4]
- 2. Hunting compiler concurrency bugs [3]
- 3. Operational and axiomatic formalisation of x86-TSO [3]
- 4. Fence optimisations for x86-TSO [2]
- 5. The Java memory model [3]
- 6. The C11/C++11 memory model [2]
- 7. Static and dynamic techniques for data-race detection [3]
- 8. The Linux memory model (?!) [7]
- 9. Compiler correctness statements (compile non-determinism?) [3]



2. Hunting compiler concurrency bugs



3. Operational and axiomatic formalisation of x86-TSO [3]

4. Fence optimisations for x86-TSO [2]


5. The Java memory model [3]

6. The C11/C++11 memory model [2]

7. Static and dynamic techniques for data-race detection [3]

8. The Linux memory model (?!) [7]

9. Compiler correctness statements (compile non-determinism?) [3]




1. The Linux memory model (ahem, kinda)

#### Facts:

- abstraction layer over hardware and compilers
- relied upon by kernel developers to write "portable kernel code"
- documented by a text file:

http://www.kernel.org/doc/Documentation/memory-barriers.txt



#### Facts:


- abstraction layer over hardware and compilers
- relied upon by kernel developers to write "portable kernel code"
- documented by a text file:

http://www.kernel.org/doc/Documentation/memory-barriers.txt


More facts: ...some time ago...

I attempted to understand the doc, and exchanged a few email with Paul Mc Kenney. However I don't understand much...


In the next hour, let's go over the documentation together and see if we can make sense of it...



Expected to account for all supported combinations of compiler and hardware memory model...



Linux memory model



alpha: Weak ordering. No dependency ordering. "Time does not go backwards" gives guarantees similar to Power/ARM A-cumulativity. Possibly B-cumulativity as well. I am not aware of formalization of this architecture's memory ordering other than Gharachorloo's PhD.

arm: You know at least as much as I do about this one.

avr32: Uniprocessor-only, kernel build failure for SMP.

blackfin: Uniprocessor-only to the best of my knowledge. There are rumored to be some experimental SMP systems that lack cache coherence, and are thus outside of the Linux kernel's remit. See for example: https://docs.blackfin.uclinux.org/doku.php?id=linux-kernel:smp-like The system.h file flushes cache when a memory barrier is encountered, which is consistent with an attempt to run the Linux kernel on a non-cache-coherent system...

*cris*: Uniprocessor-only to the best of my knowledge. Though there appears to be recent addition of some SMP support. Its system.h file is consistent with full sequential consistency. Or extreme optimism on the part of the cris developers.

frv: Uniprocessor-only to the best of my knowledge.

h8300: Uniprocessor-only to the best of my knowledge. There is code in system.h that appears to be intended for SMP, but it looks to me like a (harmless) copy-paste error. Either that or SMP h8300 systems are sequentially consistent.

ia64: Total order of all release operations, which include the "mf" (memory fence) instruction. Memory fences cannot restore sequential consistency.

*m32r*: Uniprocessor-only to the best of my knowledge. However, there does appear to be some recent multiprocessor support. This is quite strange -- atomic instructions flush cache, but memory barriers are no-ops. Looks quite experimental.

*m68k*: Uniprocessor-only to the best of my knowledge.

microblaze: Uniprocessor-only to the best of my knowledge. At least one SMP attempt: <a href="http://microblazesmp.blogspot.com/">http://microblazesmp.blogspot.com/</a> Its system.h file looks uniprocessor-only.

*mips*: Multiprocessor. Old SGI MIPS systems were sequentially consistent. Newer systems used for network infrastructure are rumored to have weak memory models similar to Power and ARM. And its system.h file is consistent with a weak memory model.

mn10300: Recent SMP support which I know little about. The system.h file looks uniprocessor only, and contains comments on Intel, so copy-pasted from x86.

parisc: TSO, similar to x86.

powerpc: You know at least as much about this as I do.

s390: TSO, but with self-snooping of store buffer prohibited.

score: Uniprocessor-only to the best of my knowledge.

sh: Recent SMP support which I know little about. Its system.h file is consistent with weak memory ordering.

sparc: TSO, similar to x86. There is documentation about weaker memory models (PSO and RMO), but in practice the hardware is TSO.


tile: Recent SMP CPU which I know little about. Seems to be weakly ordered based on its system.h file.

um: Looks like an x86 knockoff judging by the system.h file.

unicore32: Uniprocessor-only to the best of my knowledge.


x86: You know this one at least as well as do I.

xtensa: Uniprocessor-only -- kernel build failure otherwise.



My intuition:

Annoying facts:




#### *My intuition:*

kinda of lowest common denominator between all hardware memory models of architectures Linux can be compiled to, taking into account also some common gcc optimisations, with some weirdnesses.

#### Annoying facts:

semantics of "read barriers" really weak, unclear how to formalise it compilation of barriers on Itanium looks broken -- hardware might exhibit behaviours prohibited by the MM.

...let's read the doc...



#### The Linux memory model: macros

```
on x86:
```

#### on Power:

```
#define mb() __asm__ _volatile__ ("sync"::: "memory")
#define rmb() __asm__ _volatile__ ("sync"::: "memory")
#define wmb() __asm__ _volatile__ ("sync"::: "memory")
#define read_barrier_depends() do { } while(0)
```

#### So I still stick with my earlier statements:



restore

o smp

o smp

Question:

Initially x=

Thread 0:

Thread 1:

Thread 2:

to be forbi

And a few emails exchanged last year...

Not forbidden. If thread 2 did smp\_mb() instead of smp\_rmb(), then it would be forbidden.



#### So I still stick with my earlier statements:

- smp\_mb() provides transitivity, but is not guaranteed to restore sequential consistency.
- o smp\_rmb() simply orders reads. It does not provide transitivity.
- o smp\_wmb() simply orders writes. It does not provide transitivity.

Question: is WRC+smp\_mb+smp\_rmb, i.e.

Initially x=0, y=0

Thread 0: Wx1

Thread 1: Rx1; smp\_mb(); Wy1

Thread 2: Ry1; smp\_rmb();Rx0

to be forbidden or not?


Not forbidden. If thread 2 did smp\_mb() instead of smp\_rmb(), then it would be forbidden.

On Itanium, both **rmb** and **mb** are compiled to Itanium's **mf**, so there should be no difference in outcome.



However, looking at the Itanium memory model, I do not see how Itanium would forbid the bad outcome in WRC+mb+mb because mf only imposes thread-local ordering, so thread 2 can see Wx1 much later (in particular, after the read of x).

To make the example work, the Wx1 would have to be st.rel, no?



If this is the case, I suspect that the Linux kernel has a few possible failure modes when running on Itanium hardware. Which it might well have...


...it looks like you might need a significantly different linux mm to the one you've sketched, with weaker barriers and with release/acquire primitives, and to rewrite any WRC-like code using them, no?



#### Internship proposal:

#### Sort out what the REAL Linux memory model is

Yes. Of course, if people come up with lots of situations where the more-complex programming model would help significantly, then it might be worth revisiting this.



#### Pros:

Challenging!

Can have a huge impact!

Collaboration with Paul Mc Kenney possible!



#### 2. Load Reserve / Store Conditional



#### RISC-friendly synchronisation operations

Load-reserve/Store-conditional (aka LL/SC, larx/stcx and lwarx/stwcx, LDREX/STREX).

- can be used to implement CAS, atomic add, spinlocks, ...
- universal (like CAS) [Herlihy'93] (but no ABA problem)

Informally, stwcx succeeds only if no other write to the same address since last lwarx, setting a flag iff it succeeds.

#### Atomic Addition

```
loop: lwarx r, x;
add r,3,r;
stwcx r, x;
bne loop;
```

#### What is no write since...

Informally, stwcx succeeds only if no other write to the same address since last lwarx, setting a flag iff it succeeds.


- In machine time?
  - (neither necessary, nor sufficient)
- Microarchitecturally: if cache-line ownership not lost since last lwarx (simplified, and we don't want to model the microarchitecture)

# Modeling no lost since

- Abstractly: ownership chain modeled by building up coherence order
- Coherence: order relating stores to the same location (eventually linear)

A stwcx succeeds only if it is (or at least, if it can become) coherence-next-to the write read from by lwarx, and no other write can later come in between.

Isolate key concept: write reaching coherence point coherence is linear below this write, and no new edges will be added



The storage keeps: ...

2. for each location, a partial order of coherence commitments


Idea 1: at the end of the execution, writes to each location are totally ordered.

Idea 2: during computation, reads and propagation of writes must respect the coherence order (reduce non-determism of previous rules).

Intuition: if a thread executes x=1 and then x=2, another thread cannot first read 2 and then 1.

# Coherence by Fiat

#### Suppose the storage subsystem has seen 4 writes to x:




#### Suppose just $[w_1]$ has propagated to tid and then tid reads x.

- it cannot be sent  $w_0$ , as  $w_0$  is coherence-before the  $w_1$  write that (because it is in the writes-propagated list) it might have read from;
- $\blacksquare$  it could re-read from  $w_1$ , leaving the coherence constraint unchanged;
- it could be sent  $w_2$ , again leaving the coherence constraint unchanged, in which case  $w_2$  must be appended to the events propagated to tid; or
- it could be sent w<sub>3</sub>, again appending this to the events propagated to tid, which moreover entails committing to w<sub>3</sub> being coherence-after w<sub>1</sub>, as in the coherence constraint on the right above. Note that this still leaves the relative order of w<sub>2</sub> and w<sub>3</sub> unconstrained, so another thread could be sent w<sub>2</sub> then w<sub>3</sub> or (in a different run) the other way around (or indeed just one, or neither).


#### Coherence points and a successful stwcx

# Atomic Addition loop: lwarx r, x; add r,3,r; stwcx r, x; bne loop;

Coherence order for x:



Suppose Iwarx reads from the a:W x=2. stwcx can succeed if this becomes possible:



Warning: stwcx can fail spuriously.

#### Load-reserve/store-conditional and ordering

- Same-thread load-reserve/store-conditionals ordered by program order;
- if all memory accesses are I-r/s-c sequences, then only SC behaviour;
- but normal loads/stores (to different address) not ordered;
   the I-r/s-c do not act as a barrier.

Confusion led to a Linux bug: bad barrier placement in atomic-add-return.

#### **Synchronising C/C++ and POWER**

Sarkar, Memarian, Owens, Batty, Sewell, Maranget, Alglave, Williams




3. Sketch of an operational formalisation of x86-TSO

...starting with a formalisation of SC

# Separate language and memory semantics

```
class ArrayWrapper
   public:
        ArrayWrapper (int n)
            : p vals( new int[ n ] )
            , size(n)
        // copy constructor
        ArrayWrapper (const ArrayWrapper& other)
            : p vals( new int[ other. size
            , _size( other._size )
            for ( int i = 0; i < size; ++i )</pre>
                p vals[ i ] = other. p vals[ i ];
        ~ArrayWrapper ()
            delete [] p vals;
    private:
    int * p vals;
    int size;
```



program semantics defined via an LTS

memory semantics defined via an LTS

Labels for interaction:

 $W_t[a]v$ : a write of value v to address a by thread t

R<sub>t</sub>[a]v: a read of v from a by t by thread t

+ other events for barriers and locked instructions

Separate language and memory semantics

Separate language and state semantics proved to be a very good choice in many (unrelated) projects I worked on!

semantics defined via an LTS

semantics defined via an LTS

Labels for interaction:

class Arr

int

W<sub>t</sub>[a]v: a write of value v to address a by thread t

R<sub>t</sub>[a]v: a read of v from a by t by thread t

+ other events for barriers and locked instructions

# A tiny language

```
address (or pointer value)
location, x, m
              integer
integer, n
thread_id, t thread id
k, i, j
                               expression
expression, e
                                 integer literal
                                 read from pointer
                     *x
                                 write to pointer
                     *x = e
                   e;e'
                                 sequential composition
                    e + e'
                                 plus
                               process
process, p
                                 thread
                                 parallel composition
```

#### What can a thread do in isolation?

$$e \xrightarrow{l} e'$$

 $e \stackrel{l}{\rightarrow} e'$  | e does l to become e'

$$\xrightarrow[*x \xrightarrow{\mathsf{R}\,x=n} n]{\mathsf{READ}}$$

$$\xrightarrow{*x = n \xrightarrow{\mathsf{W}\, x = n} n} \quad \mathsf{WRITE}$$

$$\frac{e \xrightarrow{l} e'}{*x = e \xrightarrow{l} *x = e'} \quad \text{WRITE\_CONTEXT}$$

$$\frac{}{n;\,e\xrightarrow{\tau}e}\quad {\rm SEQ}$$

$$rac{e_1 \stackrel{l}{
ightarrow} e_1'}{e_1; e_2 \stackrel{l}{
ightarrow} e_1'; e_2}$$
 SEQ\_CONTEXT

$$rac{e_1 \stackrel{l}{
ightarrow} e_1'}{e_1 + e_2 \stackrel{l}{
ightarrow} e_1' + e_2}$$
 PLUS\_CONTEXT\_1

$$\frac{e_2 \xrightarrow{l} e_2'}{n_1 + e_2 \xrightarrow{l} n_1 + e_2'} \quad \text{PLUS\_CONTEXT\_2}$$

$$rac{n=n_1+n_2}{n_1+n_2 odesquip n}$$
 PLUS

Observe that we can read an arbitrary value from the memory.

# Lifting to processes

$$p \xrightarrow{l_t} p'$$

 $p \xrightarrow{l_t} p' \mid p \text{ does } l_t \text{ to become } p'$ 

$$\frac{e \xrightarrow{l} e'}{t:e \xrightarrow{l_t} t:e'} \quad \mathsf{THREAD}$$

Actions are labelled by the thread that performed the action.

$$\frac{p_1 \xrightarrow{l_t} p_1'}{p_1|p_2 \xrightarrow{l_t} p_1'|p_2} \quad \mathsf{PAR\_CONTEXT\_LEFT}$$

$$\frac{p_2 \xrightarrow{l_t} p_2'}{p_1|p_2 \xrightarrow{l_t} p_1|p_2'} \quad \mathsf{PAR\_CONTEXT\_RIGHT}$$

Free interleaving.

# A sequentially consistent memory

Take M to be a function from addresses to integers.

$$M \xrightarrow{l} M'$$
 M does  $l$  to become  $M'$ 

$$\frac{M(x) = n}{M \xrightarrow{\mathsf{R} \, x = n} M}$$
 MREAD

$$\frac{}{M \xrightarrow{\mathsf{W} \, x = n} M \oplus (x \mapsto n)} \quad \mathsf{MWRITE}$$

# SC semantics: whole system transitions

**STAU** 


$$s \xrightarrow{l_t} s'$$
 s does  $l_t$  to become  $s'$ 

$$\begin{array}{c} p \xrightarrow{\mathsf{R}_t \, x = n} p' \\ \frac{M \xrightarrow{\mathsf{R} \, x = n} p'}{\langle p, \, M \rangle \xrightarrow{\mathsf{R}_t \, x = n} \langle p', \, M' \rangle} & \mathsf{SREAD} \\ \hline p \xrightarrow{\mathsf{W}_t \, x = n} p' \\ \frac{M \xrightarrow{\mathsf{W} \, x = n} p'}{\langle p, \, M \rangle \xrightarrow{\mathsf{W}_t \, x = n} \langle p', \, M' \rangle} & \mathsf{SWRITE} \\ \hline \frac{p \xrightarrow{\tau_t} p'}{\langle p, \, M \rangle \xrightarrow{\tau_t} \langle p', \, M \rangle} & \mathsf{STAU} \end{array}$$

Synchronising between the processes and the memory.

# SC semantics, example


All threads read and write the shared memory. Threads execute asynchronously, the semantics allows any interleaving of the thread transitions.



Each interleaving has a linear order of reads and writes to memory.



#### x86-TSO abstract machine



#### x86-tso: a formalisation using an LTS

The machine state **s** can be represented by a tuple (M,B,L):

```
M : address -> value option
```

B : tid -> (address \* value) list

L : tid option

#### where:

M is the shared memory, mapping addresses to values

B gives the store buffer for each thread

L is the global machine lock indicating when a thread has exclusive access to memory (omitted in these slides)

#### x86-tso abstract machine: selected transition rules

t is *not blocked* in machine state s = (M,B,L) if [... or] the lock is not held.

In buffer B(t) there are *no pending writes* for address x if there are no (x,v) elements in B(t).

#### RM: Read from memory

$$\text{not\_blocked}(s, t)$$
 $s.M(x) = v$ 
 $\text{no\_pending}(s.B(t), x)$ 
 $\hline
 s \xrightarrow{R_t x = v} s$ 

Thread t can read v from memory at address x if t is not blocked, the memory does contain v at x, and there are no writes to x in t's store buffer.

#### x86-tso abstract machine: selected transition rules

#### **RB: Read from write buffer**

$$\operatorname{not\_blocked}(s,t)$$
 $\exists b_1 \ b_2. \ s.B(t) = b_1 ++ [(x,v)] ++ b_2$ 
 $\operatorname{no\_pending}(b_1,x)$ 
 $s \xrightarrow{\mathsf{R}_t \ x=v} s$ 

Thread t can read v from its store buffer for address x if t is not blocked and has v as the newest write to x in its buffer;

#### x86-tso abstract machine: selected transition rules

#### WB: Write to write buffer

$$s \xrightarrow{\mathsf{W}_t \, x = v} \quad s \oplus \{\!\!\{ B := s.B \oplus (t \mapsto ([(x,v)] + + s.B(t))) \}\!\!\}$$


Thread t can write v to its store buffer for address x at any time;

WM: Write from write buffer to memory

$$not\_blocked(s, t)$$
  
 $s.B(t) = b ++[(x, v)]$ 

$$s \xrightarrow{\tau_{t \, x=v}} s \oplus \{M := s.M \oplus (x \mapsto v)\} \oplus \{B := s.B \oplus (t \mapsto b)\}$$

If t is not blocked, it can silently dequeue the oldest write from its store buffer and place the value in memory at the given address, without coordinating with any hardware thread



# 4. Veryfing fence elimination optimisations

aka reasoning on the x86TSO operational memory model and compiler correctness

### CompCertTSO















[POPL 2011]









### Compilers are ideal for verification



#### Compilers are:

- Basic computing infrastructure
- Generally reliable, but nevertheless contain many bugs
   e.g., Yang et al. [PLDI 2011] found 79 gcc & 202 11vm bugs
- "Specifiable": compiler correctness = preservation of behaviours
- Interesting: naturally higher-order, involve clever algorithms

Big, but modular

#### Language semantics

The semantics of all the CompCertTSO languages is defined by:

- a type of programs, prg
- a type of states, states
- a set of initial states for each program, init  $\in prg \to \mathbb{P}(states)$
- a transition relation,  $\rightarrow \in \mathbb{P}(states \times event) \times states)$  call, return, fail, oom,  $\tau$

The visible behaviour of a program is defined by the external function calls (call) and returns (return), errors (fail), and running out of memory (oom).

#### Traces

- Finite sequences of call & return events ending with:

end: successful termination,

inftau: infinite execution that stops performing visible events

oom: execution runs out of memory


- Infinite sequences of call & return events;


NB: Erroneous computations become undefined after the first error.


## Compiler correctness





traces(source\_program) ⊇ traces(target\_program)






























MFENCE blocks until the thread buffer is empty



#### Who inserts fences?

1. The *programmer*, explicitly. Example: Fraser's lockfree-lib:

```
/*
  * II. Memory barriers.
  * MB(): All preceding memory accesses must commit before any later accesses.
  *
  * If the compiler does not observe these barriers (but any sane compiler
  * will!), then VOLATILE should be defined as 'volatile'.
  */
#define MB() __asm__ _volatile__ ("lock; addl $0,0(%%esp)" : : : "memory")
```

2. The *compiler*, to implement a high-level memory model, e.g. SEQ\_CST C++0x low-level atomics on x86:

Load SEQ\_CST: MFENCE; MOV

Store SEQ\_CST: MOV; MFENCE

#### Fence instructions

#### 1. Fences are necessary

to implement locks & not fully-commutative linearizable objects (e.g., stacks, queues, sets, maps).

[Attiya et al., POPL 2011]


2. Fences can be expensive

If we have two consecutive fence instructions, we can remove the *latter*:



The buffer is already empty when the second fence is executed.

#### Generalisation:



#### FE1

A fence is redundant if it always follows a previous fence or locked instruction in program order, and no memory store instructions are in between.

A *forward* data-flow problem over the boolean domain  $\{\bot, \top\}$ 

Associate to each program point:


- ⊥ : along all execution paths there
   is an atomic instruction before the
   current program point, with
   no intervening writes;
- T: otherwise.

 $egin{array}{lll} T_1(\mathsf{nop},\mathcal{E}) &= \mathcal{E} \ T_1(\mathsf{op}(op,ec{r},r),\mathcal{E}) &= \mathcal{E} \ T_1(\mathsf{load}(\kappa,addr,ec{r},r),\mathcal{E}) &= \mathcal{E} \ T_1(\mathsf{store}(\kappa,addr,ec{r},src),\mathcal{E}) &= \top \ T_1(\mathsf{call}(sig,ros,args,res),\mathcal{E}) &= \top \ T_1(\mathsf{cond}(cond,args),\mathcal{E}) &= \mathcal{E} \ T_1(\mathsf{return}(optarg),\mathcal{E}) &= \mathcal{E} \ T_1(\mathsf{threadcreate}(optarg),\mathcal{E}) &= \top \ T_1(\mathsf{atomic}(aop,ec{r},r),\mathcal{E}) &= \bot \ T_1(\mathsf{fence},\mathcal{E}) &= \bot \ \end{array}$ 

$$\mathcal{FE}_1(n) = \begin{cases} \top & \text{if predecessors}(n) = \emptyset \\ \bigsqcup_{p \in \text{predecessors}(n)} T_1(instr(p), \mathcal{FE}_1(p)) & \text{otherwise} \end{cases}$$

#### $\mathsf{FE}^{\scriptscriptstyle\mathsf{T}}$

A fence is redundant if it always follows a previous fence or locked instruction in program order, and no memory store instructions are in between.



If we have two consecutive fence instructions, we can remove the *former*:



Intuition: the visible effects initially published by the former fence, are now published by the latter, and nobody can tell the difference.

#### Generalisation:

MFENCE	000	NOP	
INSTRUCTION 1	???	INSTRUCTION	1
•••		•••	
INSTRUCTION n		INSTRUCTION	n
MFENCE		MFENCE	

If there are reads in between the fences...

$$[x]=[y]=0$$

Thread 0	Thread 1
MFENCE MOV EAX ← [3/]	MOV [y] ← 1 MFENCE MOV EBX ← [x]

$$EAX = EBX = 0$$
 forbidden


but

$$[x]=[y]=0$$

Thread 0	Thread 1
NOP MOV EAX ← [v]	MOV [y] ← 1 MFENCE MOV EBX ← [x]


EAX = EBX = 0 allowed

If there are reads in between the fences...



but

$$[x] = [y] = 0$$



EAX = EBX = 0forbidden

EAX = EBX = 0allowed

Swapping a **STORE** and a **MFENCE** is sound:

MFENCE; STORE STORE; MFENCE

- transformed program's behaviours ⊆ source program's behaviours (source program might leave pending write in its buffer)
- 2. There is the new intermediate state if the buffer was initially non-empty, but this intermediate state is not observable.

(a local read is needed to access the local buffer)

Intuition: Iterate this swapping...

#### FE2

A fence is redundant if it always precedes a later fence or locked instruction in program order, and no memory read instructions are in between.

A backward data-flow problem over the boolean domain  $\{\bot, \top\}$ 

Associate to each program point:

- ⊥ : along all execution paths there
   is an atomic instruction after the
   current program point, with
   no intervening reads;
- T: otherwise.

 $egin{array}{lll} T_2(\mathsf{nop},\mathcal{E}) &= \mathcal{E} \ T_2(\mathsf{op}(op,ec{r},r),\mathcal{E}) &= \mathcal{E} \ T_2(\mathsf{load}(\kappa,addr,ec{r},r),\mathcal{E}) &= \top \ T_2(\mathsf{store}(\kappa,addr,ec{r},src),\mathcal{E}) &= \mathcal{E} \ T_2(\mathsf{call}(sig,ros,args,res),\mathcal{E}) &= \top \ T_2(\mathsf{cond}(cond,args),\mathcal{E}) &= \mathcal{E} \ T_2(\mathsf{return}(optarg),\mathcal{E}) &= \mathcal{E} \ T_2(\mathsf{threadcreate}(optarg),\mathcal{E}) &= \top \ T_2(\mathsf{atomic}(aop,ec{r},r),\mathcal{E}) &= \bot \ T_2(\mathsf{fence},\mathcal{E}) &= \bot \ \end{array}$ 

$$\mathcal{FE}_2(n) = \begin{cases} \top & \text{if successors}(n) = \emptyset \\ \bigsqcup_{s \in \text{successors}(n)} T_2(\textit{instr}(s), \mathcal{FE}_2(s)) & \text{otherwise} \end{cases}$$

#### FE1 and FE2 are both useful

Removed by FE1 but not FE2:

**MFENCE** 

MOV EAX < - [y]

**MFENCE** 

MOV EBX <- [y]

Removed by FE2 but not FE1:

MOV [x] < -1

**MFENCE** 

MOV [x] < -2

**MFENCE** 

### Informal correctness argument

Intuition: FE2 can be thought as iterating

```
MFENCE; STORE STORE; MFENCE
```

and then applying

This argument works for *finite traces*, but not for *infinite traces* as the later fence might never be executed:

```
MFENCE;

STORE;

WHILE(1);

MFENCE

NOP;

STORE;

WHILE(1);
```

#### Basic simulations

```
A pair of relations
```

```
\sim \in \mathbb{P}(src.states \times tgt.states) > \in \mathbb{P}(tgt.states \times tgt.states)
```

is a basic simulation for compile :  $src.prg \rightarrow tgt.prg$  if:

```
\begin{array}{l} sim\_init : \forall p \ p'. \ \mathsf{compile}(p) = p' \implies \forall t \in \mathsf{init}(p'). \ \exists s \in \mathsf{init}(p). \ s \sim t \\ sim\_end : \forall s \ t. \ s \sim t \wedge t \not \to \_ \implies s \not \to \_ \\ sim\_step : \forall s \ t \ t' \ ev. \ s \sim t \wedge t \xrightarrow{ev} t' \wedge ev \neq \mathsf{oom} \implies \\ (s \xrightarrow{\tau}^* \xrightarrow{\mathsf{fail}} \_) \qquad \qquad -s \ \textit{reaches a failure} \\ \lor (\exists s'. \ s \xrightarrow{\tau}^* \xrightarrow{ev} s' \wedge s' \sim t') \qquad -s \ \textit{does matching step sequence} \\ \lor (ev = \tau \wedge t > t' \wedge s \sim t'). \qquad -s \ \textit{stutters (only allowed if } t > t') \end{array}
```

Exhibiting a basic simulation implies:

 $traces(compile(p)) \setminus \{t \cdot inftau \mid t \text{ trace}\} \subseteq traces(p)$  "simulation can stutter forever"

### Usual approach: measured simulations

**Definition 2 (Measured sim.).** A measured simulation is any basic simulation  $(\sim, >)$  such that > is well-founded.

**Theorem 1.** If there exists a measured simulation for the compilation function compile, then for all programs p, traces(compile(p))  $\subseteq$  traces(p).

#### Simulation for FE2

- $s \equiv_i t$  iff thread i of s and t have identical pc, local states and buffers
- $s \sim_i s'$  iff thread i of s can execute zero or more NOP, OP, STORE and MFENCE instructions and end in the state s'
- $s \sim t$  iff
  - t's CFG is the optimised version of s's CFG; and
  - s and t have identical memories; and
  - $\forall$  thread *i*, either s  $\equiv_i t$  or

the analysis for *i*'s pc returned  $\bot$  and  $\exists$ s',  $s \sim_i s'$  and  $s' \equiv_i t$  "s is some instructions behind and can catch up"

#### Stutter condition:

t > t' iff  $t \to t'$  by a thread executing a NOP, OP, STORE OF MFENCE (and t's buffer being non-empty)

## Simulation for FE2

```
s = i t iff thread i of s and t have identical pc. local states and buffers s \sim_i s' iff the MFE But if (1) all threads have non-empty buffers, and (2) are stuck executing infinite loops, and (3) no writes are ever propagated to memory, then we can stutter forever.

- t's CFG
- s and t
- t thread

the analysis for t's pc returned t and t and t and t are t and t and t are t and t are t and t are t and t and t are t are t and t are t and t are t and t are t and t are t are t and t are t are t and t are t and t are t are t and t are t are t are t and t are t and t are t are t and t are t and t are t and t are t are t and t are t are t and t are t and t are t are t are t and t are t are t are t and t are t are t and t are t are t are t and t are t are t are t are t are t and t are t are t and t are t are t are t are t are t and t are t are t are t are t are t and t are t and t are t a
```

#### Stutter condition:

t > t' iff  $t \to t'$  by a thread executing a NOP, OP, STORE OF MFENCE (and t's buffer being non-empty)

## Simulation for FE2

(ar

 $s \equiv_i t$  iff thread i of s and t have identical pc. local states and buffers But if (1) all threads have non-empty buffers, and  $s \sim_i s'$  iff th (2) are stuck executing infinite loops, and MFE (3) no writes are ever propagated to memory, then we can stutter forever.  $s \sim t$  iff - t's CFG -s and t**Solution 1:** Assume this case never arises (fairness) - ∀ thread **Solution 2:** Do a case split. If this case does not arise, we are done. If it does, use a different (weaker) simulation to Stutter condition construct an infinite trace for the source t > t' iff

## Weaktau simulation

**Definition 3 (Weaktau sim.).** A weaktau simulation consists of a basic simulation  $(\sim, >)$  with and an additional relation between source and target states,  $\simeq \in \mathbb{P}(src.states \times tgt.states)$  satisfying the following properties:

**Theorem 2.** If there exists a weaktau-simulation  $(\sim, >, \simeq)$  for the compilation function compile, then for all programs p, traces(compile(p))  $\subseteq$  traces(p).

#### Remarks:

- Once the simulation game moves from  $\sim$  to  $\simeq$ , stuttering is forbidden;
- Can view difference between  $\sim$  and  $\simeq$  as a boolean prophecy variable.

## Weaktau simulation for FE2


 $s \sim t$ , t > t' as before.

 $s \simeq t \text{ iff}$ 

- t's CFG is the optimised version of s's CFG; and
- $-\forall i, \exists s' \text{ s.t. } s \sim_i s' \equiv_i t.$

(i.e., same as  $s \sim t$  except that the memories memories are unrelated.)

## A closer look at the RTL




Patterns like that on the left are common.


FE1 and FE2 do not optimise these patterns.

It would be nice to hoist those fences out of the loop.


## A closer look at the RTL




## A closer look at the RTL



# Partial redundancy elimination



## Partial redundancy elimination



 A: a backward analysis returning ⊤ if along some path after the current program point there is an atomic instruction with no intervening reads;

B: a forward analysis returning ⊥ if along all paths to the current program point there is a fence with no later reads or atomic instructions.

Replace NOP with FENCE after conditionals if:

- B returns ⊥
- A returns ⊥
- A returns T on the other branch

### Partial redu

**FENCE** 

**FENCE** 

В: ⊥

А:Т

*B* returns ⊥:

a previous fence will be eliminated if we insert a fence at both branches of conditional nodes.

A returns ⊥:

B:⊥

the previous fence won't be removed by FE2.

A returns  $\top$  on the other branch:

the other branch already makes the previous fence partially redundant.

B: a forward analysis returning ⊥ if along all paths to the current program point there is a fence with no later reads or atomic instructions.

A:T nop B:⊥ A:T if B:⊥ **FENCE** ifnot ifso Anop B:⊥ A $\mid$ T return |A:⊥ store

Replace NOP with FENCE after conditionals if:

- B returns ⊥
- A returns ⊥
- A returns T on the other branch


## Evaluation of the optimisations

- Insert MFENCEs before every read (br), or after every write (aw).
- Count the MFENCE instructions in the generated code.

	br	br+FE1	aw	aw+FE2	aw+PRE+FE2
Dekker	3	2	5	4	4
Bakery	10	2	4	3	3
Treiber	5	2	3	1	1
Fraser	32	18	19	12	11
TL2	166	95	101	68	68
Genome	133	79	62	41	41
Labyrinth	231	98	63	42	42
SSCA	1264	490	420	367	367

## Evaluation of the optimisations

- Insert MFENCEs before every read (br), or after every write (aw).





# 5. Hunting compiler concurrency bugs



# Can you guess the output?

```
int g_1 = 1;
int g_2 = 0;
```

#### Thread 1

```
int func_1(void) {
  int l;
  for (l=0; (l!=4); l++) {
    if (g_1)
      return l;
    for(g_2=0; (g_2>=26); ++g_2)
    ;
  }
}
```

#### Thread 2

```
void func_2(void){
    g_2 = 42;
    printf("%d", g_2);
}
```



# Can you guess the output?

```
int g_1 = 1;
int g_2 = 0;
```

#### Thread 1

```
int func_1(void) {
  int l;
  for (l=0; (l!=4); l++) {
    if (g_1)
      return l;
    for(g_2=0; (g_2>=26); ++g_2)
    ;
}
Threa
```

#### Thread 2

```
void func_2(void){
    g_2 = 42;
    printf("%d", g_2);
}
```

Thread 1 never updates **g\_2**. This program can only print **42**.

# If we compile with gcc 4.7 -O2, sometimes...

```
int g_1 = 1;
int g_2 = 0;
```

#### Thread 1

```
int func_1(void) {
  int l;
  for (l=0; (l!=4); l++) {
    if (g_1)
      return l;
    for(g_2=0; (g_2>=26); ++g_2)
    ;
}
```

#### Thread 2

```
void func_2(void){
   g_2 = 42;
   printf("%d", g_2);
}
```

...we get 0 on the screen.

```
int func_1(void) {
  int 1;
  for (l=0; (l!=4); l++) {
    if (g_{1})
      return 1;
    for(g_2=0; (g_2>=26); ++g_2)
      ,
  }
          gcc 4.7 -02
```

the compiled func\_1 saves and restores g\_2

```
int g_1 = 1;
                       int g_2 = 0;
func_1:
                                    void func_2(void){
 movl g_1(\%rip),\%edx
                                      g_2 = 42;
 movl g_2(\%rip),\%eax
                                      printf("%d", g_2);
 testl %edx, %edx
       .L2
  jne
 movl $0, g_2(%rip)
  ret
.L2:
                               - Read g_1.
 movl %eax, g_2(\%rip)
      %eax, %eax
 xorl
  ret
```

```
int g_1 = 1;
                       int g_2 = 0;
func_1:
                                    void func_2(void){
 movl g_1(\%rip),\%edx
                                      g_2 = 42;
 movl g_2(\%rip),%eax
                                      printf("%d", g_2);
  testl %edx, %edx
       .L2
  jne
 movl \$0, g_2(\%rip)
  ret
.L2:
                               - Read g_1.
 movl %eax, g_2(\%rip)
                               - Read g_2: \%eax = 0
      %eax, %eax
 xorl
  ret
```

```
int g_1 = 1;
                       int g_2 = 0;
func_1:
                                     void func_2(void){
 movl g_1(\%rip),\%edx
                                       g_2 = 42;
 movl g_2(\%rip),\%eax
                                       printf("%d", g_2);
  testl %edx, %edx
  jne
       .L2
 movl \$0, g_2(\%rip)
  ret
.L2:
                                - Read g_1.
 movl %eax, g_2(\%rip)
                                - Read g_2: \%eax = 0
      %eax, %eax
  xorl
                                - Write g_2: g_2 = 42
  ret
```

```
int g_1 = 1;
                        int g_2 = 0;
func_1:
                                     void func_2(void){
 movl g_1(\%rip),\%edx
                                       q_2 = 42;
 movl g_2(\%rip),%eax
                                       printf("%d", g_2);
  testl %edx, %edx
  jne
       .L2
 movl $0, g_2(%rip)
  ret
.L2:
                                - Read g_1.
 movl
        %eax, g_2(%rip)
                                - Read g_2: eax = 0
        %eax, %eax
  xorl
                                - Write g_2: g_2 = 42
  ret
                                - Copy eax into g_2: g_2 = 0
```

```
int g_1 = 1;
                        int g_2 = 0;
func_1:
                                      void func_2(void){
 movl g_1(\%rip),\%edx
                                        g_2 = 42;
 movl g_2(\%rip),%eax
                                        printf("%d", g_2);
  testl %edx, %edx
  jne
       .L2
 movl $0, g_2(%rip)
  ret
.L2:
                                - Read g_1.
 movl %eax, g_2(\%rip)
                                - Read g_2: eax = 0
  xorl %eax, %eax
                                - Write g_2: g_2 = 42
  ret
                                - Copy eax into g_2: g_2 = 0
                                - Print 0 (?!)
```

# Is this a compiler bug?

In the C11/C++11 memory model, data-race free programs must have only sequentially consistent behaviours.

- 1. Our program was data-race free.
- 2. Print 0 is not a sequentially consistent behaviour.

# Is this a compiler bug?


We found a concurrency compiler bug.

Can we find more?

- 1. Our program was data-race free.
- 2. Print 0 is not a sequentially consistent behaviour.


# Compiler testing: state of the art

Regehr et al.



# Random Generator

Reported more than 400 bugs on various versions of gcc, clang and other compilers.



# Generalise to concurrency compiler bugs?

How to deal with non-determinism?

- How to generate random, non-racy, interesting, programs?
- How to capture all the behaviours of concurrent programs?
- A compiler can optimise away behaviours: how to test for correctness? (limit case: two compilers generate correct code with disjoint final states)

## Our idea

C/C++ functions can be called in arbitrary (non-racy) concurrent contexts




C/C++ compilers can only apply transformations which are sound with respect to an arbitrary (non-racy) concurrent context.

Hunt concurrency compiler bugs



search for transformations of sequential code not sound in an arbitrary context.




Only transformations sound in any concurrent (non-racy) context?

```
int func_1(void) {
int g_1 = 1;
                 int l;
int g_2 = 0;
                  for (l=0; (l!=4); l++) {
                    if (g_{1})
                      return 1;
                    for(g_2=0; (g_2>=26); ++g_2)
                                       gcc -O2 trace
    reference
    semantics
                                    Init g_1 1
                                    Init g 2 0
    Init g 1 1
    Init g 2 0
                                    Load g_1 1
    Load g 1 1
                                    Load g 2 0
                                    Store g 2 0
```

int 
$$g_1 = 1$$
; int func\_1(void) {


Cannot match some events — compiler bug!



gcc -O2 trace

```
Init g_1 1
Init g_2 0
Load g_1 1
Load g_2 0
Store g_2 0
```

## reference semantics



gcc -O2 trace

```
Load g_4 1
Store g_4 0
Load g_5 1
Store g_5 2
Store g_6 4
Load g_6 4
Load g_6 4
Store g_6 1
Load g 4 0
```

Load g\_5 1
Store g\_4 0
Store g\_6 1
Store g\_5 2
Load g\_4 0

1 i

Can match applying only correct eliminations and reorderings

reference semantics



gcc -O2 trace

Load g\_4 1
Store g\_4 0
Load g\_5 1
Store g\_5 2
Store g\_6 4
Load g\_6 4
Load g\_6 4
Store g\_6 1
Load g 4 0

Load g\_5 1
Store g\_4 0
Store g\_6 1
Store g\_5 2
Load g\_4 0

1

Can match applying only correct eliminations and reorderings

reference semantics



gcc -O2 trace

RaW\* Load g\_4 1

Store g\_4 0

RaW\* Load g 5 1

Store g 5 2

OW\* Store g 6 4

RaW\* Load g 6 4

RaR\* Load g\_6 4

RaR\* Load g\_6 4

Store g\_6 1

RaW\* Load g\_4 0

Load g 5 1

Store g 4 0

Store g\_6 1

Store g\_5 2

Load g\_4 0

l i

Can match applying only correct eliminations and reorderings

reference semantics



gcc -O2 trace

RaW\* Load g\_4 1
Store g\_4 0
RaW\* Load g\_5 1

Store g\_5 2 <del>OW\* Store g 6 4</del>

RaW\* Load g 6 4

RaR\* Load g\_6 4

RaR\* Load g\_6 4

Store g\_6 1

RaW\* Load g\_4 0

Load g\_5 1
Store g\_4 0
Store g\_6 1
Store g 5 2

Load g\_4 0


Can match applying only correct eliminations and reorderings

reference semantics





gcc -O2 trace






Can match applying only correct eliminations and reorderings

reference semantics





gcc -O2 trace



http://www.di.ens.fr/~zappa/projects/cmmtest/gcc-bugs.html

for a few subtle concurrency compiler bugs catched with this method.

RaW\* Load g\_4 0

# Conclusion

## Syllabus

In these lectures we have covered the hardware models of two modern computer architectures (x86 and Power/ARM - at least for a large subset of their instruction set).

We have seen how compiler optimisations can also break concurrent programs and the importance of defining the memory model of high-level programming languages.

We have also introduced some proof methods to reason about concurrency.


After these lectures, you might have the feeling that multicore programming is a mess and things can't just work.




The memory models of modern hardware are better understood.

Programming languages attempt to specify and implement reasonable memory models.

Researchers and programmers are now interested in these problems.








All these lectures are based on work done with/by my colleagues. Thank you!
























# And thank you all for attending these lectures!

Please, fill the course evaluation form, that's important to make a better course next year.





















## The C++11 memory model

1300 page prose specification defined by the ISO.

The design is a detailed compromise:

hardware/compiler implementability

useful abstractions

broad spectrum of programmers

Welcome to the official home of



2011-09-15: standards | projects | papers | mailings | internals | meetings | contacts

News 2011-09-11: The new C++ standard - C++11 - is published!

## The syntactic divide

```
// for regular programmers:
atomic int x = 0;
x.store(1);
y = x.load();
// for experts:
x.store(2, memory order);
y = x.load(memory order);
atomic thread fence(memory_order);
where memory order is one of the following:
  mo_seq_cst mo release mo acquire
  mo acq rel mo consume mo relaxed
```

## How may a program execute?

#### Two layer semantics:

1) an operational semantics processes programs, identifying memory actions, and constructs candidate executions (*E*opsem);

$$P \longrightarrow E_1, \ldots, E_n$$

2) an axiomatic memory model judges *E*opsem paired with a memory ordering *X*witness

$$E_i \longrightarrow X_{i1},...,X_{im}$$

3) searches the consistent executions for races and uncostrained reads is there an  $X_{ij}$  with a race?

#### Relations

#### An E<sub>opsem</sub> part containing:

sb sequenced before, program order

asw additional synchronizes with, inter-thread ordering

#### An X<sub>witness</sub> part containing:

relates a write to any reads that take its value

sc a total order over mo\_seq\_cst and mutex actions

mo modification order, per location total order of writes

From these, compute synchronise-with (sw) and happens-before (hb).

We ignore *consume* atomics, which enables us to live in a simplified model.

Full details in Batty et al., POPL 11.


## Formally

```
cpp memory model opsem (p : program) =
let pre executions =
  { (Eopsem, Xwitness). opsem p Eopsem \( \Lambda \)
     consistent execution (Eopsem, Xwitness) }
in
if \exists X \in \text{pre executions.}
    (indeterminate reads X = {}) V
    (unsequenced races X = {}) V
    (data races X = {})
then None
else Some pre executions
```

## A single-threaded example

1. sequenced before (sb) - given by opsem

```
int main() {
  int x = 2;
  int y = 0;
  y = (x==x);
  return 0;
}
```




## A single-threaded example

1. sequenced before (sb) - given by opsem

2. read-from (rf) - part of the witness


```
int main() {
  int x = 2;
  int y = 0;
  y = (x==x);
  return 0;
}
```



## A single-threaded ex. with undefined behaviour

An unsequenced race.


```
int main() {
  int x = 2;
  int y = 0;
  y = (x==(x=3));
  return 0;
}
```




## A simple concurrent program

int y, x = 2; 
$$x = 3; \qquad |y = (x==3)|$$
 
$$a:W_{na}x=2$$
 
$$b:W_{na}x=3 \quad c:R_{na}x=2$$
 
$$b:W_{na}x=3 \quad c:R_{na}x=2$$
 We will omit asw arrows whenever we are not interested in the initialisation. 
$$d:W_{na}y=0$$


1. the operational semantics defines the sb arrows



- 1. the operational semantics defines the sb arrows
- 2. guess an sc order on Unlock/Lock actions (part of the witness)




- 1. the operational semantics defines the sb arrows
- 2. guess an sc order on Unlock/Lock actions (part of the witness)
- 3. the sc order is included in the syncronised-with relation



```
\overset{simple-happens-before}{\longrightarrow} = \ \left( \overset{sequenced-before}{\longrightarrow} \cup \overset{synchronizes-with}{\longrightarrow} \right)^+
```


- 1. the operational semantics defines the sb arrows
- 2. guess an sc order on Unlock/Lock actions (part of the witness)
- 3. the sc order is included in the syncronised-with relation
- 4. which in turn defines the happens-before relation...




## Happens before


The *happens before* relation is key to the model:

- non-atomic loads read the most recent write in happens before.
   (This is unique in DRF programs)
- 2. the story is more complex for atomics, as we shall see.
- 3. data races are defined as an absence of happens before between conflicting actions.





#### A data race



#### A data race

$$x = 3; \qquad |y = (x==3);$$
 a:W<sub>na</sub> x=2 
$$b:W_{na} x=3 - c:R_{na} x=2$$
 Here we have two conflicting accesses not related by happens-before. 
$$d:W_{na} y=0$$

#### Data race definition

```
let data\_races actions hb = \{ (a, b) \mid \forall \ a \in actions \ b \in actions \mid \neg (a = b) \land \\ same\_location \ a \ b \land \\ (is\_write \ a \lor is\_write \ b) \land \\ \neg (same\_thread \ a \ b) \land \\ \neg (is\_atomic\_action \ a \land is\_atomic\_action \ b) \land \\ \neg ((a, b) \in hb \lor (b, a) \in hb) \}
```

Programs with a data race have undefined behaviour (DRF model).

## Simple concurrency: Dekker's example and SC

```
atomic_int x = 0;
atomic_int y = 0;
x.store(1, seq_cst); | y.store(1, seq_cst);
```

Why is this behaviour forbidden?

## Simple concurrency, Dekker's example and SC

```
atomic_int x = 0;
atomic_int y = 0;
x.store(1, seq_cst); | y.store(1, seq_cst);
                x.load(seq_cst);
y.load(seq_cst);
     c:W_{sc}y=1
                              e:W_{sc}x=1
                                SC
       SC
     d:R_{sc}x=0
                               f:R_{sc}y=1
```


The sc relation must define a total order over unlocks/locks and seq\_cst accesses... sc is included in hb, an rf must respect hb.

## Expert concurrency: the release-acquire idiom

```
// sender
x = ...
y.store(1, release);

// receiver
while (0 == y.load(acquire));
r = x;
```

Here we have an rf arrow beetwen a pair of release/acquire accesses.




## Expert concurrency: the release-acquire idiom

```
// sender
x = ...
y.store(1, release);

// receiver
while (0 == y.load(acquire));
r = x;
```

Here we have an rf arrow beetwen a pair of release/acquire accesses.

The rf arrow beetwen release/acquire accesses induces an sw arrow between those accesses.



## Expert concurrency: the release-acquire idiom

```
// sender
X = \dots
y.store(1, release);
// receiver
while (0 == y.load(acquire));
r = x;
```

Here we have an rf arrow beetwen a pair of release/acquire accesses.

The rf arrow beetwen release/acquire accesses

induces an sw arrow between those accesses.

simple-happens-before

Wx=1

SW

And in turn defines an hb constraint. Thursday, January 10, 13 115


#### Relaxed writes

No data-races, no synchronisation cost, but weakly ordered.


#### Relaxed writes, ctd.

Again, no data-races, no synchronisation cost, but weakly ordered (IRIW).

Here we have an rf arrow beetwen a release write and a relaxed write.



Here we have an rf arrow beetwen a release write and a relaxed write.



The acquire fence follows the **sb/rf** relations looking for the corresponding release write, adding a **sw** arrow.

Here we have an rf arrow beetwen a release write and a relaxed write.


c:W<sub>na</sub> x=1 e:R<sub>rlx</sub> y=1 sb  $\sqrt{f:F_{acq}}$ is adding  $\sigma:R_{rlx} = 1$ 

The acquire fence follows the **sb/rf** relations looking for the corresponding release write, adding a **sw** arrow.

Happens-before follows as usual...

#### Modification order


```
atomic_int x = 0;
x.store(1, relaxed); x.load(relaxed);
x.store(2, relaxed); x.load(relaxed);
```



Modification order is a total order over atomic writes of any memory order.


#### Coherence and atomic reads

#### All forbidden:



Idea: atomics cannot read from later writes in happens-before.

#### Coherence and atomic reads



Idea: atomics cannot read from later writes in happens-before.

# The full model

		1	
$a \stackrel{r}{\rightarrow} b = (a, b) \in r$	is_store $a = case \ a$ of $Store \to T \parallel \to F$		
	is_fence a = case a of FENCE → T    _ → F	rs_riement_rs_bead_s = sum_thread_s =_ksterior_s_rs_bead_vis_ntomic_rnuv_s	visible_side_effect_set actions threads location-kind sequenced before additional-synchronized with data-dependency control-dependency happens before = (ab ∈ happens before ket (a, b) = ab in  "willbe_side_effect_actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency happens before a b)
$a \ r \ b = (a, b) \in r$	is_lock_or_unlock a = is_lock a∨is_unlock a	same_thread 2 or_head V is_altonic_rmw 2	
$a \stackrel{\theta}{\Rightarrow} b = (a, b) \notin r$	is.atomic.action a =	release_sequence = $\lambda_{ad}$ $\xrightarrow{hase equence} b =$ is_at_atomic_location $b \land$	visible_sequence_d_side_effects_tail = visible_sequence_d_side_effects_tail vsus_head b = { {c. vsshead}}  {c. vsshead}
$\stackrel{r}{\rightarrow} = r$	is_atomic_henon 2 = is_atomic_load 2 \vee is_atomic_store 2 \vee is_atomic_rmw 2	is_tribute $z_{ad}$ $\Lambda$ ( $b = z_{ad}$ ) $\Lambda$ ( $t = z_{ad}$ ) $\Lambda$ (	$-(b \xrightarrow{Augmented and } c) \land (\forall \lambda \text{ uses } heads \xrightarrow{modification only} z \xrightarrow{modification only} c$
$a \stackrel{\leftarrow}{\rightarrow} b \stackrel{\rightarrow}{\rightarrow} c = a \stackrel{\leftarrow}{\rightarrow} b \wedge b \stackrel{\rightarrow}{\rightarrow} c$	is_load_or_store a = is_load a∨is_store a	$ (\forall c, a_{nl} \qquad \text{modification order} \\ c \text{nucleiment } a_{nl} \in C) \land a_{nl} \qquad \text{modification order} \\ c \text{nucleiment } a_{nl} \in C) $	$\Longrightarrow -(b \xrightarrow{\text{tagen in bottom}} a))))$
$a \rightarrow b \rightarrow c = a \rightarrow b \land b \rightarrow c$	is,read a =		
relation_over s rel = domain rel $\subseteq$ s $\land$ range rel $\subseteq$ s	is_atomic_load a∨is_atomic_rmw a∨is_load a	release_sequence_set actions: threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency modification-order =  release_sequence: actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency modification-order a b)	visible_exquences_of_elde_effects = visible_exquences_of_elde_effects =
$\frac{nd}{rd} _{x} = rel \cap (s \times s)$	is_write a =		X(vere_head_t). (A)# is_ul_intomic_bention b then (vere_head_t) U
$rel _{z} = rel \cap (s \times s)$	is_atomic_store a∨is_atomic_rmw a∨is_store a	hypothetical_release_sequence = $b$ -translation-inham sequence, $b = i \omega_s \omega_s totomic_b$ -cartion $b \wedge (b = a) \lor b$	visible_sequence_of_side_affects_tail vase_head b else
,	is acquire a = (case memory_order a of	$(s-a)v + 3b \wedge 3$ multication order, $b \wedge 1$ $(s_c)v + b \wedge 3b \wedge 3$ multication order, $b \wedge 3b \wedge$	(1)
$\frac{nl}{s} _{s} = rel \cap (s \times s)$	SOME mem_ord → (mem_ord ∈ {MO_ACQ_REL, MO_SEQ_CST} ∧	rx_element a c )))	wisher, acquencement, a side, effects, seet actions threshed location shad sequenced before a distincted spectroscopied with data dependency control dependency contr
$ref _s = ref \cap (s \times s)$	(is_read a ∨ is_fence a)) ∨ (* 29.8:5 states that consume fences are acquire fences. *)	hypothetical_release_sequence_set actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency modification-order =	
$strict\_preorder\ ord = irreflexive\ ord \land trans\ ord$	$((mem\_ord = Mo\_consume) \land is\_fence a)$ $\parallel None \rightarrow is\_lock a)$	hypothetical_release_sequence actions threads location-kind sequenced before additional-synchronized-with data-dependency control-dependency modification-order a b)	consistent_reads_from_mapping = consistent_reads_from_mapping = $(\forall b. (is.read b b is.ist.read.seci.net) = 0) \Longrightarrow (if. (if. (ig., -2a_i.observed.sec), b)$
total_over s ord =	is_consume a = is_read a / (memory_order a = SOME_MO_CONSUME)	synchronizes, with $= 2 \frac{a_{potentian outh}}{a_{potentian}} b_p =$	then $(3a_{nn} \cdot a_{nn}) \stackrel{distribution}{=} b \land a_{nn} \stackrel{dist}{=} b)$ else- $(3a_{n} \cdot a_{nn}) \stackrel{distribution}{=} b \land a_{nn} \stackrel{distribution}{=} b)$
relation_over s ord $\land$ $(\forall x \in s. \forall y \in s. x \xrightarrow{ord} y \lor y \xrightarrow{ord} x \lor (x = y))$	is_read 2 \lambda \text{ (memory_order 2 = SOME MO_CONSUME)}	( * additional synchronization, from thread create etc *)  additional synchronization ( b b c c c c c c c c c c c c c c c c c	$(\forall b: (a_i, a_{i+1}, a_{i+1}$
	is_release z = (case memory_order z of	(same_location $a$ $b \land a \in actions \land b \in actions \land ($ $(*-mutex synchronization - *)$	(if $(\exists (\exists v, use) \in uselos expances of side effects, (b' = b))$ then $(\exists (b', use) \in visible sequences of side effects. (b' = b) \land (\exists c \in use c \neq b \land b)$
strict_total_order_over s ard = strict_preorder ord \( \) total_over s ord	SOME mem_ord → mem_ord ∈ {Mo_release, Mo_acq_rel, Mo_seq_cst} ∧ (is,write ≥V is,fence a)	(is_unlock $a \wedge is_u lock b \wedge a \xrightarrow{s_1} b) \vee$	$(v - u) \wedge (h + cos v - v)$ $\operatorname{ch}(-(h - v) \wedge h) \wedge$
$x \xrightarrow{\text{ord}}_{\text{pred}} y =$	None → is_unlock a)	(* - releaze/ zoquire spectrosization - *) (k_releaze 2 h k_acequire b h - same_thread 2 b h (3.c. a sinter sequence _ c^h b) ∨ ∨	$(\forall (x,z) \in \stackrel{d}{\sim}, \ \forall (y,b) \in \stackrel{d}{\sim}.$
$pred \ x \wedge x \xrightarrow{ord} y \wedge \neg (\exists z. \ pred \ z \wedge x \xrightarrow{ord} z \xrightarrow{ord} y)$	is_seq_est a = (memory_order a = Some Mo_seq_est)	(* - fence synchronization - *)	3 August Monte, p. 6. same_location 3 to 5 ki_s_at_atomic_location tb
$x \xrightarrow{\text{ord}} y = x \xrightarrow{\text{ord}} y \land \neg(\exists x. x \xrightarrow{\text{ord}} x \xrightarrow{\text{ord}} y)$	location_kind =	(is_frace: a \ \si_s_release a \ \si_s_frace \ b \ \si_s_cequire \ b \ \ (3c. \frac{1}{3}\cdots \ \text{max}\constant \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	$\Rightarrow (x = y) \lor x \xrightarrow{\text{mollitation-order}} y) \land \begin{bmatrix} \text{entry } y \\ \text{new OARR } \end{bmatrix}$
$x \longrightarrow y \land \neg(\exists z. \ x \longrightarrow z \longrightarrow y)$	MUTEX   NON_ATOMIC	Significance action $x \wedge x$ authorize "actions" $y \wedge x$ write $x \wedge x$ $x = x + x \wedge x \wedge y$ superconduction $y \wedge x \wedge y$ $x = x + x \wedge y \wedge y$ superconduction $y \wedge y $	$(\forall(z,b) \in \frac{\text{suppose below}}{Vc}$ . $\forall c$ .
well_founded $r = wf$ $r$	і Атоміс	$(\exists x, x \xrightarrow{\text{constant}} z \xrightarrow{\lambda} y))) \lor$ $(\exists x, \text{fence } z \land \text{is, release } z \land$	c ← b ∧ is, write 2 ∧ same_location 2 b ∧ is_at_utomic_location b  mofficience were mofficience were
type_abbrev action_id:string	actions_respect_location_kinds = actions_respect_location_kinds = ∀2.	is_attomic_action b \(\beta\) is_acquire b \(\beta\) (3\(\alpha\), same_location \(x\) \(b\), is_atomic_action \(x\) \(b\), is_atomic_action \(x\) \(b\), is_atomic_action \(x\) \(b\).	$\lim_{n\to\infty} (c=a) \vee \underbrace{a-\text{medicative order}_{r}}_{c} c) \wedge$ $(* new CoRW *)$ $(*(a,b) \in \text{-majorithe order}_{r},$
type_abbrev thread_id:string	case location a of SOME I → (case location-kind I of MUTEX → is lock_or_unlock a	Sufficiency action $x \wedge h_x$ unite $x \wedge h_y$	(1)(1,0) ∈
	Non_Atomic → is_load_or_store ≥   Atomic → is_load_or_store ≥ ∨ is_atomic_action ≥)	(is_atomic_action a ∧ is_arelease a ∧	is write $b \land same\_location a b \land is_{at_atomic\_location}$ as $b \land c = \frac{a_{at_atomic\_location} + b \land c}{a_{at_atomic\_location}} b$
type_abbrev location : string	None → T	is fence $b \land b = \text{capquire } b \land$ ( $\exists x. \text{same}, \text{location } a \times \wedge$	$(v(a,b)\in \stackrel{d}{\longrightarrow}, i_{b,atomic,rum}b$
type_abbrev val:string	is_at_location_kind = is_at_location_kind = case location a of	$\times \xrightarrow{\text{supercond-leafur}} b \wedge (\exists z. \ 2 \xrightarrow{\text{super-cond-leafur}} z \xrightarrow{d} x)))))$	$\Longrightarrow 2^{-\operatorname{collistation order}} b) \wedge \\ (\forall (x,b) \in \overset{\sim}{\longrightarrow}, b, \operatorname{seq.} \operatorname{cont} b$
memory_order_enum =	Some $I \rightarrow (location-kind\ I = lk0)$ $\parallel \text{None} \rightarrow \mathbf{F}$	synchronizes with set actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency of modification-order screlass-sequence hypothetical-release-sequence =	$\Rightarrow (\neg \text{is\_seq\_cst} \ \text{$a \land (\forall x. x. \xrightarrow{\leftarrow})_{Ac. \ \text{ls\_write} \ comm_b leading} \ \text{$a \land b \ } x \xrightarrow{\text{modification order}} a)) \lor \\$
MO_SEC_CST   MO_RELAXED   MO_RELEASE	is_at_mutex_location z =	synchronizes, with actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency in modification-order screlease-sequence hypothetical-release-sequence a bi	$2^{\frac{1}{12}} 1_{2c}$   Learning - Communication $g_{\mathcal{L}}(0) \wedge$ (* - Fence restrictions *)
Mo_acquire Mo_consume Mo_acq_rel	is_at_location_kind a MUTEX	parties a Amendment to Carties-dependency to	(*233*)
MO_ACQ_REL	is_at_non_atomic_location _a = is_at_location_kind _a Non_ATOMIC	carries_ $y_{-}$ dependency_to = $z$ carries - dependency $b_{-}$ $b_{-}$ $z$ $((\frac{d}{d} - \frac{supercod-briller}{2}) \cup \frac{d}{d} - \frac{d}{d} $	(Ya. Yi, A) Esquence A his agents A his agen
action =  LOCK of action_id thread_id location	agaign mongama a root ground	carriesdependency_to_set actions through location kind sequenced before additional-synchronized with data-dependency control-dependency rf =	
UNLOCK of action_id thread_id location   ATOMIC_LOAD of action_id thread_id memory_order_enum location val   ATOMIC_STORE of action_id thread_id memory_order_enum location val	is_at_ntomic_location = is_at_location_kind = ATOMIC	carries_A_dependency_to actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency of a b)	(* 29.34 *)
ATOMIC_RMW of action_id thread_id memory_order_enum location val val LOAD of action_id thread_id location val	same_thread $ab = (thread_id_of a = thread_id_of b)$	dependency_ordered_before = $2$ dependency-ordered-before $d$ =	$(\forall (x,x) \in \frac{squared below, \ \forall (y,x) \in \frac{st}{n},}{(ix_{-atomic_{-action} \ x \land is_{-aso}, ast \ x \land}}$
STORE of action_id thread_id location val   FENCE of action_id thread_id memory_order_enum		a = actions \( \tilde{d} = \tilde{d} = \tilde{cons} \\ (\tilde{d}) \) is released a \( \tilde{d} = \tilde{cons} = \tilde{d} \) is representational (\tilde{d}).	is a rite of Assume_Jonation a $b \land x = b \land k$ , antennion_action $b \land y = y \lor x$ $\frac{\text{millifention-onle}}{y} \lor y \land y$
(action_id_of (Lock aid) = aid) ∧	threadwise_relation_over $s$ $rel$ = relation_over $s$ $rel \wedge (\forall (a,b) \in rel. same\_thread a b)$	(3c. 2 misses expensions $p = \frac{d}{d} > b \land b \land b$ (b carriers dependency $0 \land d \lor (b = d)))$	(* 29.35 *)
(action_id_of (UNLOCK aid) = aid) $\land$ (action_id_of (ATOMIC_LOAD aid) = aid) $\land$ (action_id_of (ATOMIC_STORE aid) = aid) $\land$	same_location $a b = (\text{location } b)$	dependency, undered, before, set actions threwis location-kind sequenced-before additional-synchronized-with data-dependency control-dependency if modification-order release-sequence carries-a-dependency-to =	$(\forall (x,x) \in \frac{e_{xy}(x) \cos dx + dx \sin x}{x}, \forall (y,x) \in \frac{x \cos x \cos x \cos x}{x}, \forall x.$ $(ix_x) \sin x \cos x \wedge ix_x \sin x \cos x \wedge ix_x \cos x \times x \wedge x$
(action_id_of (ATOMIC_RMW aid ) = aid) ∧ (action_id_of (LoAD aid ) = aid) ∧		dependency_andered_before actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency if modification-order release-sequence carries-a-dependency-to a b)	is artice a Nisferce y Nissequest y \( \) is atomic action \( b \) same location \( a \) \( b \) \( x \) = y \( x \)^2 \( \) \( b \) \( x \)
(action_id_of (STORE aid ) = aid) ∧ (action_id_of (FENCE aid) = aid)	locations_of actions = $\{I. \exists a. \text{ (location } a = \text{SOME } I)\}$	simple_happens_before =	$= (z-z) \vee z \frac{\int_{z}^{z} dz}{z} = z$
(thread_id_of (Lock $\_$ tid $\_$ ) = tid) $\land$	well.formed_action a = case a of	(migration and productions with )+	al. data dependency = definitionismon, =
(thread_id_of (UNLOCK $tid _) = tid _) \land$ (thread_id_of (ATOMIC_LOAD $_t tid _) = tid ) \land$ (thread_id_of (ATOMIC_STORE $_t tid _) = tid ) \land$	ATOMIC_LOAD _ mem_ord _ $\rightarrow$ mem_ord $\in$ {Mo_melaxed, Mo_acquire, Mo_seq_cst, Mo_consume}    ATOMIC_STORE _ mem_ord _ $\rightarrow$ mem_ord $\in$	consistent_simple_happens_before shb =	$\binom{d}{d} \cup \frac{1}{2d(d)} = \frac{1}{2d(d)} + \frac{1}$
(thread_id_of (Aroanc_Rawtid) = $iid$ ) $\land$ (thread_id_of (Loantid) = $iid$ ) $\land$ (thread_id_of (Loantid) = $iid$ ) $\land$ (thread_id_of (SronEtid) = $iid$ ) $\land$	{Mo_relaxed, Mo_release, Mo_seq_cst}	irreflexive ( ***)	consistent_control_dependency = consistent_control_dependency = irreflexive( = \left( \frac{annet dependency}{and} \frac{at_i dependency}{at_i} = at_
(thread_id_of (STORE = $tid$ - ) = $tid$ ) $\land$ (thread_id_of (FENCE = $tid$ -) = $tid$ )		inter_thread_happens_before $=$ $\frac{inter_thread_happens_before}{\sqrt{1 - \frac{n_t^2}{n_t^2}}} = \frac{inter_thread_happens_before}{\sqrt{1 - \frac{n_t^2}{n_t^2}}} = inter_thread_ha$	
(memory_order (ATOMIC_LOAD mem_ord) =	well_formed_threads = well_formed_threads = int on action id of (scious) A	dependency-ordered Subsery ( synchronizer with ( successful Subserved Subserve) ) in	consistent_execution actions through location-kind sequenced before additional synchronized with data-dependency control-dependency of modification-order sc = well_timed_through action through location-kind sequenced before additional-synchronized with data-dependency control-dependency or control-dependency cont
SOME mem_ord) \( \) (memory_order (ATOMIC_STORE mem_ord) = SOME mem_ord) \( \)	inj_on action_id_of (actions) ∧ (∀a. well_formed_action a) ∧ threadwise_relation_over actions sequenced-before ∧	$(f \cup (\underbrace{\overset{(i,j)}{$	let release-sequence = release, sequence set actions through location-kind sequenced before additional-synchronized-with data-dependency control-dependency modification order in  the boundard release accounts on boundaries of labors servines or string of the control of the co
(memory_order (ATOMIC_RMW mem_ord) = SOME_mem_ord) A	threadwise_relation_over actions data-dependency ∧ threadwise_relation_over actions control-dependency ∧	consistent_inter_thread_happens_before = consistent_inter_thread_happens_before =	tet appricheration authoritier
(memory_order (FENCE mem_ord) = SOME mem_ord) ∧	strict_preorder sequenced-before \\ strict_preorder data-dependency \\ strict_preorder control-dependency \\ strict_preorder control-dependency \\	irreflexive ( inter-thread Augusters before )	let interchread happens before winter thread happens before actions threads location kind sequenced before additional synchronized with data-dependency control dependency control depen
(memory_order=	strict_preorder control-dependency //		let happens-before actions through location-kind squienced-before additional-synchronized-with data-dependency inter-thread-happens-before in
(memory_order = None)	relation_over actions additional-synchronized-with $\land$ ( $\forall$ a. thread_id_of $a \in \text{threads}$ ) $\land$	happens_before = happens-before = squared-before = inter-threat-happens-before	Let happens before — largemus, before actions thrends locations kind sequences before additional apendromated with data dependency control dependency inter-thread happens before in let wishelp side-effect — wishing, side-effects — wishing, side-e
(memory_order $\_=$ Nonzeion (LOCK $\_$ , $I$ ) = SOME: $I$ ) $\land$ (location (LOCK $\_$ , $I$ ) = SOME: $I$ ) $\land$	relation_over_actions additional-synchronized-with ∧	Interpretation of the control of the	let visible sequences of side effects — wisible, sequences, of side, diffects, set actions through location-laid sequenced defere a distriction side of sequenced defere a distriction or side of section of the sequence of sequence of section of the sequence of section of the sequence of section of the sequence of sequence of section of section of sequence of section of sequence of section of sequence of seque
$\begin{cases} \text{(nontery under } = \\ \text{Noxit}) \end{cases}$ $\begin{cases} \text{(location } (\text{Lock}_{}, I) = \text{SOME } I) \land \\ \text{(location } (\text{Touche}_{}, I) = \text{SOME } I) \land \\ \text{(location } (\text{Touche}_{}, \text{Noxit}) \land \text{SOME } I) \land \\ \text{(location } (\text{Touche}_{}, \text{Noxit}) \land \text{SOME } I) \land \end{cases}$	relation_were actions additional-psychonized-with \(\lambda(\text{trans}\)\)relation_to_to_to_to_to_to_to_to_to_to_to_to_to_	happen_before = \(\frac{\text{term them happen habors}}{\text{usernatable of }}\) \text{usernatable of } \(\frac{\text{term them happen habors}}{\text{usernatable of }}\) \text{as the them happen habors} \\ \text{al.} \(\text{scattering} = \text{al.} \(\text{scattering} = \text{al.} \(\text{scattering} = \text{al.} \) \(\text{scattering} = \text{al.} \(\text{scattering} = \text{al.} \) \(\text{scattering} = \text{scattering} = \text{al.} \)	let violbe sequences of side effects — visible, sequences, of side, effects, set actions through location-kind sequenced before additional synchronized with data-dependency control-dependency modification-order happens before visible side effect in consistent, actual happens before inter-thread happens before.
$\begin{aligned} & [\operatorname{minmay}, \operatorname{soder} \ = \\ & \operatorname{Noxii}] & [\operatorname{Lock} \ , \ , \ ] = \operatorname{Some} \   \   \ \wedge \\ & [\operatorname{location} \left( \operatorname{LNacot} \ , \ , \ ] \ = \ \operatorname{Some} \   \   \ \wedge \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ , \ ] \ = \ \operatorname{Some} \   \   \ \wedge \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ , \ ] \ - \   \ - \   \   \   \ \rangle \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ , \ ] \ - \   \ - \   \   \   \   \ \rangle \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ ] \   \ - \   \   \   \   \   \   \   \  $	relation_were actions additional-psychronized-with ∧ (viz_threal_lat_d = \text{threal}\) ∧ estimac-report_bostion_lation ∧ dist-adpostoneycy_ Supposted before  vell_formed_prode_from_mapping = well_formed_prode_from_mapping = relation_were actions ( <sup>2</sup> _{j}) ∧ (viz_j vi_j vi_j z_j + \limits_j z_j z_j z_j z_j - \limits_j z_j z_j z_j z_j z_j z_j z_j z_j z_j z	all_sc_actions = all_sc_actions = (a_(b_uen_cot a v in_anisot a))  consistent w order a consistent w order a	tet viibbe segeuness- of side- feffics – visible augeuness- of side- feffics – set actions through location- location side augeuned define a distinct of sprindency control dependency control dependency modification- order happens- before visible side-effect in consistent, sur- desire actions through location- feeter and supercoded before additional synthesis with data-dependency control dependency and effication-order happens- before \(\text{)}\) consistent actions that dependency and efficience order happens before \(\text{)}\) consistent actions that dependency action order happens before \(\text{)}\) consistent actions the substance for a dependency control dependency action order happens before \(\text{)}\) consistent actions that dependency action order happens before \(\text{)}\) consistent actions the substance for a dependency action or dependency action order happens before \(\text{visible sequences of side-effects}\) consistent \(\text{,reals, from, mapping actions through location-kind sequenced-before additional-synchronized-with data-dependency control-dependency or so modification-order happens before \(\text{visible sequences of side-effects}\) indeferminant \(\text{,reals, from, mapping actions through location-kind sequenced-before additional-synchronized-with data-dependency control-dependency or so modification-order happens before \(\text{visible sequences of side-effects}\) indeferminant \(\text{,reals, from, mapping actions through location-kind sequenced-before additional-synchronized-with data-dependency control-dependency or so modification-order happens before \(\text{visible sequences of side-effects}\)
[un:mony.grider. = No. State (Locks. $_{+}$ ) = SOME $\beta$ \(   Location (Locks. $_{+}$ ) = SOME $\beta$ \(   Location (Locks. $_{+}$ ) = SOME $\beta$ \(   Location (Arous.e., $\alpha$ ) =   SOME $\beta$ \(   Location (Arous.e., $\alpha$ ) =   SOME $\beta$ \(   Location (Arous.e., $\alpha$ ) =   SOME $\beta$ \(   Location (Arous.e., $\alpha$ ) = SOME $\beta$ \(   Location	relation_over_actions additional-psychonized-with ∧ (vs_threal_abs_d = \text{threal} \) extinue_respect_bootion_black \\ extract_abs_d = \text{threal} \\ ext{threal} \\ ext{	all_se_actions = all_se_actions = {a (is_seq_oct a \sigma \sigma kee \sigma \sigma \sigma kee)} consistent_se_action = consistent_se_action = tet to harmonic beforeinputs	Let visible sequences of side effects — sinible, augments—officed, effects, and actions through location-lend sequenced before additional synchronization and that dependency control de
$\begin{cases} (\operatorname{memory.softer.} = \\ \operatorname{Noxij}) \end{cases}$ $\begin{cases} (\operatorname{boutlein}(\operatorname{Liocet.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{USLOCE.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{USLOCE.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{ACOME.SOME.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{ACOME.SOME.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{ACOME.SOME.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{CPECE.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{boutlein}(\operatorname{CPECE.}_{-r}, I) = \operatorname{NOME} I) \wedge \\ (\operatorname{who.read}(\operatorname{ACOME.SOME.}_{-r}, I) = \operatorname{SOME} I) \wedge \\ (\operatorname{who.read}(\operatorname{ACOME.}_{-r}, I) = \operatorname{ACOME.}_{-r}, I) \wedge \\ (\operatorname{who.read}(\operatorname{ACOME.}_{-r}, I) = \operatorname{ACOME.}_{-r}, I) \wedge \\ (\operatorname{who.read}(\operatorname{ACOME.}_{-r}, I) = \operatorname{ACOME.}_{-r}, I) \wedge \\ (\operatorname{who.read}(\operatorname{ACOME.}_{-r}, I) \wedge \\ (who.$	relation_were actions additional-psychonized-with ∧ (viz_threal_latid_a ∈ threads) ∧ estima_respect_location_latida ∧ data_dependency_campaning defore  veil_formed_weak_from_mapping = well_formed_weak_from_mapping = relation_were actions ( <sup>2</sup> ) ∧ (viz_1 × <sup>2</sup> , √ x_2 → 5 x_3 × <sup>2</sup> → 5 → ∞ (x - x^2)) ∧ (viz_1 × <sup>2</sup> , √ x_2 → 5 x_3 × <sup>2</sup> → 5 → ∞ (x - x^2)) ∧ (viz_1 × <sup>2</sup> , √ x_2 → 5 x_3 × <sup>2</sup> → 5 → ∞ (x - x^2)) ∧ (viz_1 x_2 → x_3 × 2 → x	all_se_actions = all_se_actions = (a. (b_se_action = v) b_slock a v) b_sunlock a))  consistent_se_actor = consistent_se_actor = let se_alappen_before =	tet viible segeunes-of-side-direct = visible augeunes-of-direct a- actions through lead and the adequated of period additional synchronized with data dependency control dependency control dependency modification-order happens-before visible side-effect in consistent aut. expert actions through location-kind argument-before a distinct side and appeals and the adequated before additional synchronized with data dependency control dependency of action and the happens-before \( \) consistent actions through location-kind argument-before additional synchronized with data dependency control dependency of action order happens-before \( \) consistent actions through a control through location and the action of a control through a control dependency of action order happens-before visible side-effect visible sequences of side-effects)  [indeterminate_rounds actions through a indeterminate_rounds = \( \) (b. is_round b \( \gamma \) (c. is_round b) \( \gamma \) (c. is_
$\begin{aligned} & [\operatorname{minmay}, \operatorname{soder} \ = \\ & \operatorname{Noxii}] & [\operatorname{Lock} \ , \ , \ ] = \operatorname{Some} \   \   \ \wedge \\ & [\operatorname{location} \left( \operatorname{LNacot} \ , \ , \ ] \ = \ \operatorname{Some} \   \   \ \wedge \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ , \ ] \ = \ \operatorname{Some} \   \   \ \wedge \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ , \ ] \ - \   \ - \   \   \   \ \rangle \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ , \ ] \ - \   \ - \   \   \   \   \ \rangle \\ & [\operatorname{location} \left( \operatorname{Nacot} \ , \ ] \   \ - \   \   \   \   \   \   \   \  $	relation, over actions additional generous mith $\wedge$ (i.e. attendable $A$ ) $\in$ through $A$ ) actions, respect $A$ so the sub- $A$ data dependency $C$ sequenced before  veil_formed_rend_rend_from_mapping = veil_formed_rend_from_mapping = relation, over actions $(-\frac{A}{2}) \wedge ((-\frac{A}{2}) + \frac{A}{2}) + \frac{A}{2} \wedge (-\frac{A}{2}) + \frac$	all_co_actions = all_co_actions = [a (lo_mo_act a v to_beck a v to_moleck a)]  consistent_ac_actor = consistent_ac_actor = let = allopen_becker_ac_ac_actor = let = allopen_becker_ac_ac_ac_ac_ac_ac_ac_ac_ac_ac_ac_ac_ac_	Ist visible sequences of side effects — sinible, asquences of side, effects, as a crises turnuls, business lond as expected adoption and district dependency control
(memory.arder = NOME   ) ∧  (location (LOCK ) = SOME   ) ∧  (location (TNACC ) = SOME   ) ∧  (location (TNACC ) = SOME   ) ∧  (location (ATOMIC.TOME ) = SOME   ) ∧  (location (ATOMIC.TOME ) = SOME   ) ∧  (location (LOCAL ) = SOME   ) ∧  (location (TRUE	relation, over actions additional synchronized with ∧ (v(x thread-lated ± e threads) ∧ estimal respect. Eventure, limited ∧ data dependency: Sequenced before  veil, formed_words_from_mapping = weil_formed_words_from_mapping = relation, over actions ( <sup>2</sup> ) ∧ (v(x) × <sup>2</sup> ) × y > ± y > 5 × 5 × 5 ± 0 × 0 × (x = x²)) ∧ (v(x) × <sup>2</sup> ; y > ± y > 5 × 5 × 5 × 0 × 0 × 0 × 0 × 0 × 0 × 0 ×	all_se_actions = all_se_actions (a. (b_acquest a \times b_action) = (a. (b_acquest a \times b_action) = (a. (b_acquest a \times b_action) = consistent_se_action = consistent_se_action = let e_bacquest_before = logone before   logone befor	Ist visible sequences of side effects — wisible sequences of side effects a strick expense of side effects a strick expense of side effects in consideration and production of the side of side effects in consideration and production of the side effects of side effects in consideration of the side effects of side effects in consideration of the side effects of side effects and si
[mmmory.order = NOSH]  [location (LOCK _ , , ) = SOME	relation_over_actions additional-psychonized-with \ (v(z, threal_at_i d = threads)\) estimate_respect_bootion_black \ deta-dependency = dependency between  veil_formed_areads_from_mapping = well_formed_treads_from_mapping =  relation_over_actions(=^0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0 + 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0 + 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0 + 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0 + 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, y', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\) (v(z, z', y > 0 + 0, y' = 0 + 0)\)	all_se_actions = all_se_actions =  [2 (s_oun_sets a v ) s_olock a v ) s_ounded a))  consistent_se_actor = consistent_se_actor =  let v_suppress_before =	Interview and a serious control dependency control
(momeny andre = NOME   ↑	relation, over actions additional synchronized with ∧ (v(x thread-lated ± e threads) ∧ estimal respect. Eventure, limited ∧ data dependency: Sequenced before  veil, formed_words_from_mapping = weil_formed_words_from_mapping = relation, over actions ( <sup>2</sup> ) ∧ (v(x) × <sup>2</sup> ) × y > ± y > 5 × 5 × 5 ± 0 × 0 × (x = x²)) ∧ (v(x) × <sup>2</sup> ; y > ± y > 5 × 5 × 5 × 0 × 0 × 0 × 0 × 0 × 0 × 0 ×	Sill_sc_arctions = Sill_sc_arctions = [a (N_smcot a x) in_shock a) vin_smlock a)]  consistent_sc_arcter = consistent_sc_arcter = let us_inprom_before = consistent_sc_arcter in let us_inprom_before = (let us_inst_arcter in let us_inprom_before = (let us_inst_arcter in let us_inprom_before = (let us_inst_arcter in let us_inst_arcter in	Interview of the order of the control of the contro
(memory.arder. = NONE)  (bosation (LOCK ) = SOME ↑) (bosation (LOCK ) = SOME ↑) (bosation (LOCK ) = SOME ↑) (bosation (ATOMIC.LOCK ) = SOME ↑) (bosation (ATOMIC.LOCK	relation, over actions additional synchronized with $\land$ (ivea through Laid $x \in \text{through})$ and $x \in \text{through}$ and $x \in \text{through}$ and $x \in \text{through}$ are the synchronized before well. Learned, rends, from _mapping = well, formed_rends, formed_rends_, formed_rends_, formed_rends_, form	All paractions = all paractions     (a (paragram a v) in plants a v) in parallel     (a (paragram a v) in plants a v) in parallel     (a (paragram a v) in plants a v) in parallel     (a (paragram a v) in parallel     (a (parallel a parallel	Ist with sequences of side effects — wisible sequences of with effects as actions through broad in the dependency control dependency modification order happens before visible side effect in consideration and production and production and production and the dependency control dependency or modification order happens before \(\times \) consideration control happens before \(\times \) consideration c
[mmmory.order = NOSH]  [location (LOCK _ J) = SOME f) ∧ [location (DNLOCK _ J) = SOME f) ∧ [location (DNLOCK _ J) = SOME f) ∧ [location (ATOMIC_LAND _ J _ J) = SOME f) ∧ [location (LOCATIO_LAND _ J _ J) = SOME f) ∧ [location (LOCATIO_LAND _ J _ J) = SOME f) ∧ [location (LOCATIO_LAND _ J _ J) = SOME f) ∧ [location (LOCATIO_LAND _ J _ J) = SOME f) ∧ [location (PSOME _ J _ J) = SOME f) ∧ [location (PSOME _ J _ J) = SOME f) ∧ [location (PSOME _ J _ J) = SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) = SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [location (LOCATIO_LAND _ J _ J) + SOME f) ∧ [locat	relation, over actions additional synchronized with $\land$ (ivea throad Label $a \in \text{throad}$ ) $\land$ and $a \in \text{throad}$ ) $\land$ data dependency $\subseteq$ segmenced before  well, formed, rends, from, assigning $a = \text{well, formed, rends, from, assigning } = \text{relation, over a series } (-1) \land (ix   x' \lor b x x' = b \land x' = b \Rightarrow (x = x')) \land (ix_{a} \lor x' \lor b x x' = b \land x' = b \Rightarrow (x = x')) \land (ix_{a} \lor x' \Rightarrow b \land x' = b \Rightarrow (x = x')) \land (ix_{a} \lor x' \Rightarrow b \Rightarrow (x = x' \Rightarrow b \Rightarrow (x = x')) \land (ix_{a} \lor x \Rightarrow (x \Rightarrow x' \Rightarrow b \Rightarrow (x \Rightarrow x' \Rightarrow x' \Rightarrow x' \Rightarrow x' \Rightarrow x' \Rightarrow x' \Rightarrow x'$	Consistent and Languarities   (a (Samparit and Value & Value and Value & Value and Value & Val	Ist with sequences of side fettics — sinible augments of times fettical augment before in consideration and the adaption of the augment of the consideration of the augment of the consideration and the adaption of the augment of the consideration of the augment
(momeny andre = NOME   ↑	relation_rever actions additional-psychonized-with ∧ (viz_threal_abit_a ∈ threads) ∧ estimate_respect_bootion_thickn , estimate_respect_bootion_thickn , (viz_s's', viz_s > b, o'_s = b = b = (s = s')) ∧ (viz_s > c', viz_s > b, o'_s = b = b = (s = s')) ∧ (viz_s > c', viz_s > b, o'_s = b = c, o'_s > b), (viz_s = c', viz_s > c, o'_s > c, o'_s > c, o'_s > c), (viz_s = c', viz_s > c, o'_s > c, o'_s > c, o'_s > c), (viz_s = c', viz_s > c, o'_s > c, o'_s > c, o'_s > c), (viz_s = c', viz_s > c, o'_s > c, o'_s > c, o'_s > c), (viz_s = c', viz_s > c, o'_s > c, o'_s > c, o'_s > c), (viz_s = c', viz_s > c, o'_s > c, o'_s > c, o'_s > c, o'_s > c), (viz_s = c', viz_s > c, o'_s > c,	Consistent = 10	Ist with sequences of side deficts — sinible sequenced deficts and specification order in the side of
(momery-order_= NONS)  (bosation (LOCK, I) = SOME I) ∧ (bosation (LOCK, I) = SOME I) ∧ (bosation (LOCK, I) = SOME I) ∧ (bosation (LOCM, I) = SOME I) ∧ (bosation (STOME, I) = SOME I) ∧ (bosation (STOME, I) = SOME I) ∧ (cubic_read (ATOME_, LOCM, I) = SOME I) ∧ (cubic_read (ATOME_, I) = SOME I) ∧ (cubic_read (ATOME_, I) = SOME I) ∧ (cubic_read (LOCM, I) = SOME I) ∧ (cubic_written (ATOME_, I) = SOME I) ∧ (cubic_written (ATOME_, I) = SOME I) ∧ (cubic_written (ATOME_, I) = SOME I) ∧ (cubic_written (LOCM, I) = SOME II → F	relation, over actions additional synchronized with $\land$ (iv. a thread Laid $A = 0$ threshold) and the state of the state	Committee   Comm	Interview and actions through actions through because which appears before visible sequences of sites deficed—in considerations are interview language before in consideration and the action of the a
(content (LOCK _ , ) = SOME () ∧ (boatton (LOCK _ , ) = SOME () ∧ (boatton (DALOCK _ , ) = SOME () ∧ (boatton (LOCK _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (boatton (LOCM _ , ) = SOME () ∧ (content (PENCE _ , ) = SOME () ∧ (color-cont (LOCM _ , ) =	relation, over actions additional synchronized with ∧ (vex shrould-kind → e chemish).  dist a dependency ⊆ sequenced before  well_fermed_rend_from_suppling well_fermed_rends_from_unappling =	Consistent = 10	Ist with sequences of side deficts — sinible sequenced deficts and specification order in the side of
(memory ander =   NOME   ) ∧   (location (LOCK , ) = SOME   ) ∧   (location (LOCK , )	relation_rever actions additional-porkeronized-with \(\text{(vca. threal-lated_ise or extended)}\) relation_rever actions (a) = 0 changes of the content of	consistent_set_archer = consistent_set_archer = let us_inpremi>folice =	Interview and actions through a property and actions through because defence a strict and property of the control dependency of sc modification actions through because the control c
[mmmoy_noter_= Noxit]  [location (LOCK	relation, over actions additional synchronized with ∧ (vs. through Laid → et chunds).  dist a dependency ⊆ sequenced before  well_fermed_rend_from_supplieg = well_fermed_rends_from_unappling	all_se_artions = all_se_artions     (a (se_artions = all_se_artions = (a (se_artions = v) * k_1 sin k v) * k_2 ranket x)    consistent_se_artier = consistent_se_artier =     ket se_artier_se_art	Interview and processes of all the first — wisible augments—of the first — set actions through brain before a different as actions through brain or considered interval disprends and the action of the considered interval brain and the action of the action of the considered interval brain and the action of the action of the considered interval brain and the action of the ac
[montony_noter_= NOSS]  [boation (LOCK, f) = SOME f) ∧ [boation (CANCO, f) = SOME f) ∧ [boation (CANCO, f) = SOME f) ∧ [boation (ATOMIC_STOME, f) = SOME f) ∧ [continue for f) = SOME f) ∧ [continue f) = SOME f) ∧ [continue for f) = SOME f) ∧ [continue f) → [continue f) = SOME f) ∧ [continue f) → [continue f) = SOME f) ∧ [continue f) → [continue f) = SOME f) ∧ [continue f) → [continue f) → [continue f) = SOME f) ∧ [continue f) →	relation_rever actions additional-postconized-with \ (v(z. threal_Lited_a ∈ threals))   estimate_respect_location_latheth \ (v(z. threal_Lited_a ∈ threals))   estimate_respect_location_latheth \ (v(z. threal_Lited_a) ∈ threal_lited_a)   estimate_respect_location_latheth \ (v(z. threal_lited_a) ∈ threal_lited_a)   evel_location_latheth_respect_location_latheth \ (z. z. z. threal_lited_a)   evel_location_latheth_respect_location_latheth	consistent_st_archer = consistent_st_archer = let us_injugen_before =	Interview and actions through a property of the defects of the sequence of side and percentage defects of additional synchronized with that a dependency control dependency and files along the control of the sequence of the
(memory.order_= NONE)  (bocation (LOCK, f) = SOME f) ∧ (bocation (TANDOK, f) = SOME f) ∧ (bocation (TANDOK, f) = SOME f) ∧ (bocation (ATOMIC_LOAD, -1) = SOME f) ∧ (bocation (ATOMIC_LOAD, -1, -1) = SOME f) ∧ (bocation (ATOMIC_LOAD, -1, -1) = SOME f) ∧ (bocation (ATOMIC_LOAD, -1, -1) = SOME f) ∧ (bocation (STOME, -1, -1) = SOME f) ∧ (bocation (STOME, -1, -1) = SOME f) ∧ (continue, TENDOK, -1, -1	relation, over actions additional synchronized with ∧ (vs. through Laid → et chunds).  dist a dependency ⊆ sequenced before  well_fermed_rend_from_supplieg = well_fermed_rends_from_unappling	all_se_artions = all_se_artions     (a (se_artions = all_se_artions = (a (se_artions = v) * k_1 sin k v) * k_2 ranket x)    consistent_se_artier = consistent_se_artier =     ket se_artier_se_art	Interview and a second control of the control of th

## Is C++11 hopelessly complicated?

Programmers cannot be given this model.

However, with a formal definition, we can do proofs!

- Can we compile to x86?

	$\bigcirc$		com	ان م	+~		$\sim \sim$
_	Can	$\mathcal{M}$			1()	+()	Ver C
		VV		$\mathcal{O}$		$\mathbf{I} \cup \mathbf{V}$	<b>V</b> OI .

Operation	x86 Implementation
load(non-seq_cst)	mov
load(seq_cst)	lock xadd(0)
store(non-seq_cst)	mov
$store(seq\_cst)$	lock xchg
fence(non-seq_cst)	no-op

C++0x Operation	POWER Implementation		
Non-atomic Load	1d		
Load Relaxed	ld		
Load Consume	1d (and preserve dependency)		
Load Acquire	ld; cmp; bc; isync		
Load Seq Cst	sync; ld; cmp; bc; isync		
Non-atomic Store	st		
Store Relaxed	st		
Store Release	lwsync; st		
Store Seq Cst	sync; st		

## Is C++11 hopelessly complicated?

#### Simplifications:

Full model: visible sequences of side effects are unneded (HOL4)

Derivative models:

- without consume, happens-before is transitive
- DRF programs using only seq\_cst atomics are SC (false)

```
atomic_int x = 0;
atomic_int y = 0;
if (1 == x.load(seq_cst)) | if (1 == y.load(seq_cst))
atomic_init(&y, 1);
atomic_init(&x, 1);
```

atomic\_init is a non-atomic write, and in C++11 they race.





#### Fixed:

- in some cases, happens-before was cyclic
- coherence
- seq\_cst atomics were more broken

#### Not fixed:

- self satisfying conditional

- seq cst atomics are still not SC