

Semantics, languages and algorithms for multicore programming

Albert Cohen



Luc Maranget



Francesco Zappa Nardelli



Vote: topics for my this lecture

- 1. Operational and axiomatic formalisation of x86-TSO (3)
- 2. The Iwarx and stwcx Power instructions
- 3. Fence optimisations for x86-TSO (6)
- 4. The Java memory model (3)
- 5. The C++11 memory model (10)
- 6. Static and dynamic techniques for data-race detection (5)
- 7. The Linux memory model (?!) (13)
- 8. Compiler correctness statements (compile non-determinism?) (5)



(2)

1. The Linux memory model (ahem, kinda)

Facts:

- abstraction layer over hardware and compilers



- relied upon by kernel developers to write "portable kernel code"
- documented by a text file:

http://www.kernel.org/doc/Documentation/memory-barriers.txt

Facts:

- abstraction layer over hardware and compilers



- relied upon by kernel developers to write "portable kernel code"
- documented by a text file:

http://www.kernel.org/doc/Documentation/memory-barriers.txt

More facts:

I attempted to understand the doc, and exchanged a few email with Paul Mc Kenney. However I don't understand much...

In the next hour, let's go over the documentation together and see if we can make sense of it...

Expected to account for all supported combinations of compiler and hardware memory model...





alpha: Weak ordering. No dependency ordering. "Time does not go backwards" gives guarantees similar to Power/ARM A-cumulativity. Possibly B-cumulativity as well. I am not aware of formalization of this architecture's memory ordering other than Gharachorloo's PhD. *arm*: You know at least as much as I do about this one.

avr32: Uniprocessor-only, kernel build failure for SMP.

blackfin: Uniprocessor-only to the best of my knowledge. There are rumored to be some experimental SMP systems that lack cache coherence, and are thus outside of the Linux kernel's remit. See for example: https://docs.blackfin.uclinux.org/doku.php?id=linux-kernel:smp-like The system.h file flushes cache when a memory barrier is encountered, which is consistent with an attempt to run the Linux kernel on a non-cache-coherent system...

cris: Uniprocessor-only to the best of my knowledge. Though there appears to be recent addition of some SMP support. Its system.h file is consistent with full sequential consistency. Or extreme optimism on the part of the cris developers.

frv: Uniprocessor-only to the best of my knowledge.

h8300: Uniprocessor-only to the best of my knowledge. There is code in system.h that appears to be intended for SMP, but it looks to me like a (harmless) copy-paste error. Either that or SMP h8300 systems are sequentially consistent.

ia64: Total order of all release operations, which include the "mf" (memory fence) instruction. Memory fences cannot restore sequential consistency.

m32r. Uniprocessor-only to the best of my knowledge. However, there does appear to be some recent multiprocessor support. This is quite strange -- atomic instructions flush cache, but memory barriers are no-ops. Looks quite experimental.

m68k: Uniprocessor-only to the best of my knowledge.

microblaze: Uniprocessor-only to the best of my knowledge. At least one SMP attempt: <u>http://microblazesmp.blogspot.com/</u> Its system.h file looks uniprocessor-only.

mips: Multiprocessor. Old SGI MIPS systems were sequentially consistent. Newer systems used for network infrastructure are rumored to have weak memory models similar to Power and ARM. And its system.h file is consistent with a weak memory model.

mn10300: Recent SMP support which I know little about. The system.h file looks uniprocessor only, and contains comments on Intel, so copy-pasted from x86.

parisc: TSO, similar to x86.

powerpc: You know at least as much about this as I do.

s390: TSO, but with self-snooping of store buffer prohibited.

score: Uniprocessor-only to the best of my knowledge.

sh: Recent SMP support which I know little about. Its system.h file is consistent with weak memory ordering.

sparc: TSO, similar to x86. There is documentation about weaker memory models (PSO and RMO), but in practice the hardware is TSO.

tile: Recent SMP CPU which I know little about. Seems to be weakly ordered based on its system.h file.

um: Looks like an x86 knockoff judging by the system.h file.

unicore32: Uniprocessor-only to the best of my knowledge.

x86: You know this one at least as well as do I.

xtensa: Uniprocessor-only -- kernel build failure otherwise.



My intuition:

Annoying facts:





My intuition:

kinda of lowest common denominator between all hardware memory models of architectures Linux can be compiled to, taking into account also some common gcc optimisations, with some weirdnesses.

Annoying facts:

semantics of "read barriers" really weak, unclear how to formalise it

compilation of barriers on Itanium looks broken -- hardware might exhibit behaviours prohibited by the MM.

...let's read the doc...



The Linux memory model: macros

on x86:

| #define | mb() | asm | <pre>volatile("mfence":::"memory")</pre> |
|---------|-------|-----|--|
| #define | rmb() | asm | <pre>volatile("lfence":::"memory")</pre> |
| #define | wmb() | asm | <pre>volatile("sfence" ::: "memory")</pre> |

as far as we know, lfence and sfence are noop in x86TSO

on Power:

| #define | mb() | asm | volatil | e (| "sync" | : | : | : | "memory" |) |
|---------|---------|----------|---------|------|--------------------|-----|----|---|----------|---|
| #define | rmb() | asm | volatil | e (| "sync" | : | : | • | "memory" |) |
| #define | wmb() | asm | volatil | e (| "sync" | : | : | • | "memory" |) |
| #define | read_ba | rrier_de | pends() | do { | <pre>} while</pre> | e((|)) | | | |

Internship proposal on the fly...

Sort out what the REAL Linux memory model is

Yes. Of course, if people come up with lots of situations where the more-complex programming model would help significantly, then it might be worth revisiting this.

Pros:

Challenging!

Can have a huge impact!

Collaboration with Paul Mc Kenney possible!



2. The C++11 memory model

a good example of an axiomatic memory model



The C++11 memory model

1300 page prose specification defined by the ISO.

The design is a detailed compromise: hardware/compiler implementability useful abstractions broad spectrum of programmers

Welcome to the official home of



2011-09-15: standards | projects | papers | mailings | internals | meetings | contacts

News 2011-09-11: The new C++ standard - C++11 - is published!

The syntactic divide

```
// for regular programmers:
atomic_int x = 0;
x.store(1);
y = x.load();
```

// for experts:

```
x.store(2, memory_order);
y = x.load(memory_order);
atomic_thread_fence(memory_order);
```

where *memory* order is one of the following:

| mo_ | _seq_ | _cst | mo_ | release | mo_ | _acquire |
|-----|-------|------|-----|---------|-----|----------|
| mo | acq | rel | mo | consume | mo | relaxed |

How may a program execute?

Two layer semantics:

1) an operational semantics processes programs, identifying memory actions, and constructs candidate executions (*Eopsem*);



2) an axiomatic memory model judges *E*opsem paired with a memory ordering *X*witness

 $E_i \longrightarrow X_{i1}, \dots, X_{im}$

3) searches the consistent executions for races and uncostrained reads

is there an X_{ij} with a race?

Relations

An *E*_{opsem} part containing:

- *sb* sequenced before, program order
- asw additional synchronizes with, inter-thread ordering

An X_{witness} part containing:

- *rf* relates a write to any reads that take its value
- sc a total order over mo_seq_cst and mutex actions
- mo modification order, per location total order of writes

From these, compute synchronise-with (sw) and happens-before (hb).

We ignore *consume* atomics, which enables us to live in a simplified model. Full details in Batty et al., POPL 11.

Formally

```
cpp memory model opsem (p : program) =
let pre executions =
  {(Eopsem, Xwitness). Opsem p Eopsem \wedge
    consistent execution (Eopsem, Xwitness) }
in
if \exists X \in \text{pre executions.}
    (indeterminate reads X = {}) V
    (unsequenced races X = \{\}) \vee
    (data races X = \{\})
then None
else Some pre executions
```

A single-threaded example

1. sequenced before (sb) - given by opsem

int main() {
 int x = 2;
 int y = 0;
 y = (x==x);
 return 0;
}



A single-threaded example

1. sequenced before (sb) - given by opsem Wx=22. read-from (rf) - part of the witness sb int main() { rf Wν rf int x = 2;int y = 0; sb sb y = (x = x);return 0; Rx=2Rx=2} sb sb

 $W_{y=1}$

A single-threaded ex. with undefined behaviour



A simple concurrent program



Locks and unlocks

| int x, r; | |
|-----------------------|-----------|
| mutex m; | |
| m.lock(); | m.lock(); |
| $\mathbf{x} = \ldots$ | r = x; |
| m.unlock(); | |

1. the operational semantics defines the sb arrows



Locks and unlocks

| int x, r; | |
|------------------------|-----------|
| mutex m; | |
| m.lock(); | m.lock(); |
| $\mathbf{x} = \ldots$ | r = x; |
| <pre>m.unlock();</pre> | |

- 1. the operational semantics defines the sb arrows
- 2. guess an sc order on Unlock/Lock actions (part of the witness)



Locks and unlocks

| int x, r; | |
|------------------------|-----------|
| mutex m; | |
| m.lock(); | m.lock(); |
| $\mathbf{x} = \ldots$ | r = x; |
| <pre>m.unlock();</pre> | |

- 1. the operational semantics defines the sb arrows
- 2. guess an sc order on Unlock/Lock actions (part of the witness)
- 3. the sc order is included in the syncronised-with relation



| Locks and unlo | ocks | $\xrightarrow{simple-happens-before} =$ |
|-----------------------|----------|---|
| int x, r; mutex m; | | $(\xrightarrow{sequenced-before} \cup \xrightarrow{synchronizes-with})^+$ |
| <pre>m.lock();</pre> | m.lock() | ; |
| $\mathbf{x} = \ldots$ | r = x; | |
| m.unlock(); | | |

- 1. the operational semantics defines the sb arrows
- 2. guess an sc order on Unlock/Lock actions (part of the witness)
- 3. the sc order is included in the syncronised-with relation
- 4. which in turn defines the happens-before relation...



Happens before

The happens before relation is key to the model:

- non-atomic loads read the most recent write in happens before. (This is unique in DRF programs)
- 2. the story is more complex for atomics, as we shall see.
- 3. data races are defined as an absence of happens before between conflicting actions.



A data race



A data race



Data race definition

let data_races actions
$$hb =$$

{ (a, b) | $\forall a \in actions b \in actions$ |
 $\neg (a = b) \land$
same_location $a b \land$
(is_write $a \lor is_write b) \land$
 $\neg (same_thread a b) \land$
 $\neg (is_atomic_action a \land is_atomic_action b) \land$
 $\neg ((a, b) \in hb \lor (b, a) \in hb)$ }

Programs with a data race have undefined behaviour (DRF model).

Simple concurrency: Dekker's example and SC



Why is this behaviour forbidden?

Simple concurrency, Dekker's example and SC



The sc relation must define a total order over unlocks/locks and seq_cst accesses... sc is included in hb, an rf must respect hb.

Expert concurrency: the release-acquire idiom

// sender

```
x = ...
y.store(1, release);
```

```
// receiver
while (0 == y.load(acquire));
r = x;
```

Here we have an **rf** arrow beetwen a pair of release/acquire accesses.



Expert concurrency: the release-acquire idiom

// sender

```
x = ...
y.store(1, release);
```

```
// receiver
while (0 == y.load(acquire));
r = x;
```

Here we have an **rf** arrow beetwen a pair of release/acquire accesses.

The rf arrow beetwen release/acquire accesses induces an sw arrow between those accesses.



Expert concurrency: the release-acquire idiom



Relaxed writes





No data-races, no synchronisation cost, but weakly ordered.
Relaxed writes, ctd.





Again, no data-races, no synchronisation cost, but weakly ordered (IRIW).

| // sender | // receiver |
|---------------------------------|--|
| $\mathbf{x} = \ldots$ | <pre>while (0 == y.load(acquire));</pre> |
| <pre>y.store(1, release);</pre> | r = x; |

```
// sender
x = ...
y.store(1, release);
// receiver
while (0 == y.load(relaxed));
fence(acquire);
r = x;
```

```
// sender
x = ...
y.store(1, release);
```

// receiver
while (0 == y.load(relaxed));
fence(acquire);
r = x;

Here we have an **rf** arrow beetwen a release write and a relaxed write.



```
// sender
x = ...
y.store(1, release);
```

// receiver
while (0 == y.load(relaxed));
fence(acquire);
r = x;

Here we have an **rf** arrow beetwen a release write and a relaxed write.

The acquire fence follows the sb/rf relations looking for the corresponding release write, adding a sw arrow.



// sender
x = ...
y.store(1, release);

// receiver
while (0 == y.load(relaxed));
fence(acquire);
r = x;

Here we have an **rf** arrow beetwen a release write and a relaxed write.

The acquire fence follows the sb/rf relations looking for the corresponding release write, adding a sw arrow.

Happens-before follows as usual...



Modification order



Modification order is a total order over atomic writes of any memory order.

Coherence and atomic reads

All forbidden:



Idea: atomics cannot read from later writes in happens-before.



Idea: atomics cannot read from later writes in happens-before.

The full model

| [| is_store a = case a of STORE \rightarrow T _ \rightarrow F | | |
|--|---|---|--|
| $a \stackrel{r}{\to} b = (a, b) \in r$ | is fence a = case a of Fence $___ \rightarrow T \parallel _ \rightarrow F$ | rs_olement rs_head a = | width using disc, different are actions through location kind anguneed before additional gendronized with data dependency control dependency largere before = (d) < Express before the (d) = 3 |
| $a r b = (a, b) \in r$ | is lock or unlock a = is lock a V is unlock a | same_thread 2 rs_head Vis_atomic_rmsr 2 | vialla, differ action threads location-kind apparents before additional synchronized with data dependency toppera-before a b) |
| $a \xrightarrow{\phi} b = (a, b) \notin r$ | IS_DOR_DT_INDOX # - IS_DOX # V IS_INDOX # | release_requerce = $\lambda_{ref} = \frac{n k_{ref} = k_{ref}}{b} = \frac{1}{b}$ | trible sequence of side effects call a violable sequence of side effects call years bear by a feet of the second sequence of the side sequence of side effects call years bear by a feet of the second sequence of the side sequence of the side sequence of the side second sequence of the side second seco |
| 5 | is_atomic_action = = is_atomic_load = v is_atomic_store = v is_atomic_rmw = | $i_{\mathcal{M}}$ telease $a_{ad} \land ($ $(b = a_{ad}) \lor$ | (b) second and a distribution of a substance of a second s |
| | is_load_or_store a = is_load a V is_store a | $(rs_{c}element a_{ad} b \wedge a_{bd} \xrightarrow{Addecised address} b \wedge (Vc_{c} a_{ad} \xrightarrow{Addecised address} c \xrightarrow{Addecised address} b \longrightarrow b$ | (b <u>superior</u> z))) |
| $a \stackrel{\prime}{\rightarrow} b \stackrel{a}{\rightarrow} c = a \stackrel{\prime}{\rightarrow} b \wedge b \stackrel{a}{\rightarrow} c$ | | rsdement z _{int} c))) | with any $f s = (y, h \in x, (y = f x))$ |
| $\mathrm{relation_over}\ s\ rel = \mathrm{domain}\ rel\ \subseteq\ s \wedge \mathrm{range}\ rel\ \subseteq\ s$ | is_read ə = is_atomic_load ə∨is_atomic_rmw ə∨is_load ə | release_sequence_set actions threads location-kind sequenced before additional-synchronized-with data-dependency control-dependency modification-order = | ichte enemen af sie diese s viele enemen af sie diese - |
| $\frac{nl}{m} _{s} = rel \cap (s \times s)$ | is, write a = | release_sequence actions threads location-kind sequenced-before additional-genchronized-with data-dependency control-dependency modification-order a b} | Area load b) (b) ff signal south of then |
| | is_atomic_store a∨is_atomic_rmw a∨is_store a | hypothetical_release_sequence_= a <u>hypothetical-measurements</u> b = is_ut_stomic_location b∧(| (emMod) U vible_prome_uf_ide_iffect_ial var_head b |
| $ref_{ x} = ref \cap (s \times s)$ | is_acquire a = (case memory_order a of | $(b = a) \vee$ $(rs_{s}element a b \land a \frac{maticates order}{maticates order} b \land$ | |
| $\xrightarrow{nl} _s = rel \cap (s \times s)$ | SOME mem_ord \rightarrow (mem_ord \in | $(\forall c. a \xrightarrow{\text{constraints state}} c \xrightarrow{\text{constraints state}} b \Longrightarrow$ such met $z c)))$ | visible angunness of sole affects and socials formals location skin sequences before additional anchronized with data-dependency control dependency modification-order happens before single-sole-effects or an effect of the second |
| $ ref _s = ref \cap (s \times s)$ | (Mo_ACQUIRE, MO_ACQ_REL, MO_SEQ_CST} ∧ (is_tread a ∨ is_fence a)) ∨ (* 29.8:5 states that consume fences are acquire fences. *) | hypothetical_release_sequence_set actions timulus location-kind sequenced before additional-synchronized-with data-dependency control-dependency modification-order = | |
| strict_preorder ord = irreflexive ord ∧ trans ord | $((mem_ord = Mo_CONSUME) \land is_fence a)$ NONE \rightarrow is_lock a) | hypothetical_release_sequence actions threads location-kind sequenced before additional-synchronized-with data-dependency control-dependency modification-order a b} | consistent areals, from any pipe $-$ consistent areals (from any pipe $-$ (b) ($+$ ($+$ ($+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ $+$ |
| | is_consume a = | synchronizes, with $= 2 \frac{9\pi dvantum + 4b}{2} b =$ | $(d \mid (a_{n-1}, a_{n-1}, da \mid b + 1))$ the $(a_{n-1}, a_{n-1}, da \mid b + a_{n-1} \leq b)$ |
| total_over s or $d = $ relation_over s or $d \land$ $(\forall x \in s, \forall y \in s, x \xrightarrow{ad} y \lor y \xrightarrow{ad} x \lor (x = y))$ | is_read 2 ^ (memory_order 2 = SOME MO_CONSUME) | $\binom{*}{2} = \frac{1}{2} \xrightarrow{\text{diffund}} y_{\text{information}} \text{ from thread create etc.} = *)$ $a \xrightarrow{\text{diffund}} y_{\text{information}} \text{ b } \lor$ | $\operatorname{dec}_{-(a,b,-(a))}(b) \rightarrow (b)$ |
| | is_release a = (case memory_order a of | (same_location $a \land b \land a \in actions \land b \in actions \land ($ (* - matex suchronization -*) | $(f \in [l , v, w)] \in viable supervises of side effects, (l' \to b)then (l , v, w) \in viable supervises of side effects.$ |
| strict_total_order_over s and = strict_preorder and ∧ total_over s and | SOME mem_ord \rightarrow mem_ord $\in [Mo_{RELEASE}, Mo_{ACQ_{REL}}, Mo_{SEQ_{ACST}} \land$ (is mem_ord $\in [Mo_{RELEASE}, Mo_{ACQ_{REL}}, Mo_{SEQ_{ACST}} \land$ | $(i_2 \text{ mlock } a \land i_2 \text{ lock } b \land a \stackrel{d}{\Rightarrow} b) \lor$ | $(\beta = \beta) \wedge [\beta \in (\text{stat.} c = \beta)]$ des: $(-1, \beta = \beta) \beta = \beta$ |
| $x \xrightarrow{\text{out}}_{y = y} y =$ | $(\mathbb{I}_{a} \cap \mathbb{I} a \land \mathbb{I}_{a} \cap \mathbb{I} a)$ $\ \text{NONE} \rightarrow \mathbb{I}_{a} \text{unlock } a \}$ | (* – relazej zeguie spectronizzion – *) (is_release a / is_acquire b ∧ -same_thread a b ∧ (-a | (n − a) e ≦. Ne Ne –ă |
| $pred \ x \land x \xrightarrow{ord} y \land \neg(\exists z. \ pred \ z \land x \xrightarrow{ord} z \xrightarrow{ord} y)$ | is_seq_cst a = (memory_order a = Some Mo_seq_cst) | $(sc. a \longrightarrow c \rightarrow b)/\vee$ (* – fence synchronization – *) | U Press. a menologia p h / is at atomic location h |
| $x \xrightarrow{\text{out}} y =$ | location kind = | (is frace $a \wedge is$ release $a \wedge is$ frace $b \wedge is acquire b \wedge(3z, 3y, same location x \neq h$ | $(x - y) \land x$ (if encoded) $(x - y) \land x$ |
| $x \longrightarrow y \land \neg(\exists z. x \longrightarrow z \longrightarrow y)$ | MUTEX NON_ATOMIC | a_{a} means b_{a} A_{b} a_{a} means b_{a} A_{b} | (r(a,b) <u>c</u> where idea, Ve |
| well_founded $r = wf r$ | ATOMC | $(zz, x \longrightarrow z \rightarrow y))) \lor$ (is frace $z \land$ is release $z \land$ | $c \stackrel{d}{\to} b \wedge$ is write λ same location $2.b \wedge \log 4$ statistic boarding b |
| type_abbrev action_id : string | actions_respect_location_kinds = actions_respect_location_kinds = ∀2. | is atomic action $b \land$ is acquire $b \land$ (2), same location $x \land b \land$ | (* and Gardy (* = 3)∨2 → |
| type_abbrev thread_id : string | case location a of SOME I → (case location.kind I of MUTEX → it lock or where a | summing and the second se | |
| | Nos_rTOMIC → is_load_or_store a ATOMIC → is_load_or_store a ∨ is_atomic_action a) | (sc. x → → s))) v (iscatomic action 2 ∧ iscretence 2 ∧ | is write b A same location a b A is stat statistic docation a $\rightarrow c = \frac{d}{dr} \left(\frac{dr}{dr} \right)^2$ |
| type_abbrev location : string | $ NONE \rightarrow T$ | is frace $b \wedge is_{accupite} b \wedge$ (3c, same footing $x \wedge i_{actionic_{action}} x \wedge$ memory before | $(r_{i}(x_{i}), \ldots, x_{i}) \in (a, c)$ |
| type_abbrev val:string | is_at_location_kind = is_at_location_kind = case location a of | $\begin{array}{c} x & \longrightarrow & b \\ (\exists z. \ z \xrightarrow{dissumediate} z \xrightarrow{d} x))))) \end{array}$ | \rightarrow |
| memory_order_enum = | Some $l \rightarrow (location-kind l = lk0)$ NONE $\rightarrow F$ | synchronizes_with_set actions threads location-kind sequenced-before additional synchronized-with data-dependency control-dependency rf modification-order sc release-sequence hypothetical-release-sequence = | $ v \neq 0$, $ v \neq 0$ |
| MO_RELAKED MO_RELAKED | is_at_nutex_location a = | synchronizes, with actions throads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency of modification-order sc release-sequence hypothetical-release-sequence a b} | · · · · · · · · · · · · · · · · · · · |
| Mo_ACQUIRE Mo_CONSUME | is_at_location_kind a MUTEX | carries a dependency to $= a \frac{a \sin a \cdot dependency \cdot b_{y}}{b} =$ | (* 23.3 *) |
| mogroegen | is_at_non_atomic_location = is_at_location_kind = NON_ATOMIC | $a\left(\left(\stackrel{d}{\rightarrow}\cap\stackrel{\text{manacolum}}{\longrightarrow}\right)\cup\stackrel{\text{der-dependency}}{\longrightarrow}\right)^+ b$ | (R_dense + A h_arangast + A h_arannin_action ≥ A h_arangast + A h_arangast + A A |
| action = LOCK of action_id thread_id location | | carries_a_dependency_to_set actions through location-kind sequenced-before additional-synchronized-with data-dependency control-dependency rf = | $a = x_1 y_2 + \frac{x_1}{2} $ $\Rightarrow (y_2 - y_2) = \frac{x_1 + x_2 + x_2}{2} $ |
| ATOMIC_LOAD of action_id thread_id memory_order_enum location val ATOMIC_STORE of action_id thread_id memory_order_enum location val | is_at_atomic_location a = is_at_location_kind a ATOMIC | earries_a_dependency_to actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency of a b} | (* 2534 *) |
| ATOMIC_RAWW of action_id thread_id memory_order_enum location val val LOAD of action_id thread_id location val STORE of action id thread id location val | same_thread a b = (thread_id_of a = thread_id_of b) | dependency_ardered_before = $a \xrightarrow{dapadacy-ordered badyar} d =$ | $(\pi x_1 z_{} \rightarrow z_1 z_2) \in \sigma_{}$ $(\pi x_2 z_{} \rightarrow z_1 z_2) \in \sigma_{}$ $(\pi x_2 z_2 \rightarrow z_2) = (\pi x_2 - $ |
| FINCE of action_id thread_id memory_order_enum | | $a \in \operatorname{actions} A \in \operatorname{actions} A$ (3b) is predice $a \to h$ is consume $b \land$ ($a \to h$ is consume $b \land$ | $x \stackrel{e}{=} b \land hardning arcticus a)$ $\rightarrow (y - a) y = \frac{and (y - a)}{and (y - a)} y \land A$ |
| $(action_id_of (LOCK aid) = aid) \land$ $(action_id_of (UNLOCK aid_) = aid) \land$ | relation_over $s \text{ rel} \land (\forall(a, b) \in \text{ rel. same_thread } a b)$ | $ (b \xrightarrow{\text{criss} - d \text{granteness}} d \lor (b = d))) $ | (* 2435 [*]) |
| (action_id_of (ATOMIC_LOAD aid) = aid) \land (action_id_of (ATOMIC_STORE aid) = aid) \land | same_location $a b = (location a = location b)$ | dependency_andered_before_set actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency of modification-order release-sequence carries-a-dependency-to = | (1/a) (2) (2) (2) (2) (2) (2) (2) (2) (2) (2 |
| $(\operatorname{action}_{\operatorname{id}}\operatorname{d_{of}}(\operatorname{AroMC_RMW}\operatorname{aid}_{}) = \operatorname{aid}) \land$ $(\operatorname{action}_{\operatorname{id}}\operatorname{d_{of}}(\operatorname{LoAD}\operatorname{aid}_{}) = \operatorname{aid}) \land$ $(\operatorname{action}_{\operatorname{id}}\operatorname{d_{of}}(\operatorname{SrOBE}\operatorname{aid}_{}) = \operatorname{aid}) \land$ | locations of actions = { I , $\exists z$, (location z = SOME ()} | dependency_undered_before actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency of modification-order release-sequence carries-a-dependency-to a b) | is strong-section $b \wedge ammed-section = b \wedge ammed = b $ |
| (action_id_of (FENCE aid) = aid) | | simple-happens_before = | $\Rightarrow (z = a)/2$ |
| $(\text{thread_id_of} (\text{LOCK}_tid_) = tid) \land$ (thread_id_of (UNLOCK_tid_) = tid) ∧ | well_formed_action a = case a of ATOMIC_LOAD mem_ord → mem_ord ∈ | (means along ∪ netrocomean) + | 31 Activity - Medicalization - Activity - Activity Activity - Activity - Activity Activity - Activity - Activity Activity - Activity - Activity Activity - Activity - |
| (thread_id_of (ATOMC_LOAD_id]) = tid) \land (thread_id_of (ATOMC_STORE_tid) = tid) \land | {MO_RELAXED, MO_ACQUIRE, MO_SEQ_CST, MO_CONSUME} ATOMIC_STORE mem_ord> mem_ord \in | consistent_simple_happens_before shb = | |
| $(\text{thread}_id_of(ATOMC_RMW_id_=_) = tid) \land$ $(\text{thread}_id_of(LOAD_tid_) = tid) \land$ $(\text{thread}_id_of(STORE_tid) = tid) \land$ | { $Mo_RELAXED, Mo_RELAXE, Mo_SEQ_CST$ } $ATOMIC_RMW__mem_ord___ \rightarrow mem_ord \in$ { $Mo_RELAXED, Mo_RELAXED, Mo_RCOURE, Mo_ACO_REL, Mo_SEO_CST, Mo_CONSUME$ } | | omieritari untribulgeneitary = omietari untribulgeneitary = inferiori (("internet untribut") () // (internet untribut") // (internet untribut") |
| (thread_id_of (FENCE_tid_) = tid) | I_→T | inter_thread.happens.hefore = $\frac{ther thread happens.hefore}{t}$ = let $r = \frac{start thread happens.hefore}{t}$ | |
| (memory_order (ATOMIC_LOAD mem_ord) = | well_formed_threads = well_formed_threads = ini on action id of (actions) \ | dependency-underst-below, (| well_strand_lamble actions through location-law fragments device additional-prochonological data-dependency (not set a not set a not set a not set a not set and the set and |
| (memory_arder (ATOMIC_STORE mem_ard) = SOME mem_ard) ∧ | (∀a. well_formed_action a) ∧ threadwise_relation_over actions sequenced-before ∧ | $(\stackrel{\ell}{\to} \cup (\stackrel{\text{meansure baller}}{\to} \circ \stackrel{\ell}{\to}))^+$ | Ist nesses sequence – nises sequences aprecessary at actions through becaused above additional opercharacter with addependency control dependency modification order in 1st hypothetical-texture sequences - hypothetical-texture sequences and actions in an experimental operation operating additional and the additional operating additional and the additional operating additional additiona |
| (memory_order (ATOMIC_RMW _ mem_ord) = SOME_mem_ord) ∧ (memory_order (FENCe_mem_ord) = | threadwise_relation_over actions data-dependency ∧ threadwise_relation_over actions control-dependency ∧ strict neorder_sensenced_hefere ∧ | consistent_inter_thread_happens_before = consistent_inter_thread_happens_before = | Het centre adgementer to - centre aufgementer, autor attente la contra difficuente de la contra difficuente de la contra de la contre de la contra de la contre de la contra d |
| SOME mem_ord) ∧ (memory_order _ = | strict_preorder_data-dependency /\ strict_preorder_control-dependency /\ | | Let inter-thread-happens-before = inter_thread_happens_before actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency onchronizes with dependency-ordered-before in Let happens-before = happens_before actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency onchronizes-with dependency onchronizes-with dependency on the sequence before in the viable before thread - viable before thread actions and sequenced before additional-synchronized-with data-dependency control-dependency control-dependency on the sequence-before in the viable before thread - viable before thread controls and sequenced before additional-synchronizes-with data-dependency control-dependency control-dependency on the sequence-before in the viable before thread - viable before thread controls additional-synchronizes-with data-dependency control-dependency control-dependency on the sequence-before in the viable before thread - viable before thread controls additional-synchronizes-with data-dependency control-dependency control-dependency on the sequence-before in the viable before thread - viable before thread controls additional-synchronizes-with data-dependency control-dependency control-dependency on the sequence-before in the viable before thread - viable before thread controls additional-synchronizes-with data-dependency control-dependency control-de |
| NONE | (∀z. thread.id_of z ∈ threads) ∧ actions_respect_location_kinds ∧ | happens, before = happens before meansate beforeinto thread happens before | ket viable sequences of side-effects = winkle, sequences, |
| (location (LOCK $_$ $_{-} I$) = SOME I) \land (location (UNLOCK $_$ $_{-} I$) = SOME I) \land | data-dependency sequenced-before | | consistent_w_ranks tractors invests forztans-kind agenereds-betre additional-synchronized-with data-dependency control-dependency con |
| $(\text{location}(\text{ATOMIC_STORE}_{-}, I_{-}) = \text{SOME} I) \land$ $(\text{location}(\text{ATOMIC_STORE}_{-}, I_{-}) = \text{SOME} I) \land$ $(\text{location}(\text{ATOMIC_SINW}_{-}, I_{-}) = \text{SOME} I \land$ | well_formed_reads_from_mapping = well_formed_reads_from_mapping = relation_cover_actions(^{d_1} / ₂) ∧ | au _x e _x actones = u _x e _x actones = {a. (is _x e _x e _x st a V is _x lock a V is _x unlock a)} | consistent_reads_from_mupping actions threads locations kind sequences before additional-genetronized with data-dependency control-dependency if is modification-order happens before visible-side-effect visible-sequences-of-side-effects) |
| (location (LOAD $I = I = SOME I) \land$ (location (STORE _ $I = I = SOME I) \land$ | $(\forall a, \forall a', \forall b, a \xrightarrow{d'} b \land a' \xrightarrow{d'} b \land a' \xrightarrow{d'} b \longrightarrow (a = a')) \land$ $(\forall a, \forall a', b \in \frac{d'}{2}, b' \land a' \xrightarrow{d'} b \xrightarrow{d'}$ | consistent_se_order = consistent_se_order = | indereninate_rook_action thenha = indeterminate_rook = |
| (location (FENCE) = NONE) | same_location $a b \land$ (value_read $b = value_written a) \land$ | let sc_happens_before = happens.heline d_{at_{at_{at}} + trians} in d_{at_{at_{at}} + tri | (a, a, a) = (a, a, a) |
| (value_read (ATOMIC_LOAD , v) = Some v) \land (value_read (ATOMIC_RMW , v _) = Some v) \land | $(a \neq b) \land$ $(is_{at}_{at}_{at}_{at}) \rightarrow is_{at} = b \land b$ | strict_total_order_over all se_actions $\begin{pmatrix} a_n \\ a_n \end{pmatrix} \land \\ \frac{a_n \downarrow_{a_n point_n} \downarrow_{a_n point_n}}{a_n \downarrow_{a_n point_n}} \subseteq \frac{a_n}{a_n} \land$ | unception d_{μ} are u - unception d_{μ} or (a, b) , $(a' \neq b)$, u |
| (value_read (LOAD $\dots v$) = SOME v) \land (value_read \dots = NONE) | $(is_at_non_atomic_location a \implies$ is_store $a \land is_load b) \land$ | $\frac{1}{2} = \frac{1}{2} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{j=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n} \sum_{i=1}^{n$ | $\min_{i,j} \left(\sum_{j=1}^{n} \sum_{j=$ |
| (value_written (ATOMIC_STORE v) = Some v) \land | (is_nt_atomic_location a → (is_ntomic_store a ∨ is_atomic_rmw a ∨ is_store a) ∧ (is_natomic_odd b ∨ is_natomic_rmw b ∨ is_load b))) | consistent modification order = consistent modification order = $(Y_2 Y_2 = \frac{modfordiareder}{h} = \frac{1}{mb} constraints = \frac{1}{2}h$ | data_more = data_more = ((r, b). |
| (value_written (ATOMIC_RAW v) = SOME v) \land (value_written (STORE v) = SOME v) \land | · · (-g | ($\forall \in locations, of actions, case location kind) of Arounc \rightarrow ($ | $(p \neq \beta)$, name Jordin $a \neq b \land$ -name Jahren $a \neq b \land$ |
| (| all_lock_or_unlock_actions_at lopt as = $\{a \in as. is_lock_or_unlock a \land (location a = lopt)\}$ | <pre>kt achons.st_l = (a_{0}(brackin a = SOME /)) in kt writes.st_l = (a_{st}.t_l (is_stater a V is_statemic_strue a V is_statemic_strue a V) in</pre> | $\frac{1}{2} = \frac{1}{2} = \frac{1}$ |
| $ \begin{array}{ll} \mathrm{is_lock} \ a = & \\ \textbf{case} \ a \ of \ \mathrm{Lock} ___ \to T \parallel _ \to F \end{array} $ | consistent_locks = consistent_locks = | strict_total_coder_over writes_st_J $(\frac{\text{codefaction-order}}{ science,st_J}) \land$ | dut_ures' action through location kind anguneral before additional spectronized with data dependency entrol-dependency of medification-order sc = |
| is unlost a = | ∀I ∈ locations_of actions. (location-kind I = MUTEX) ⇒> (let lock_unlock_actions = | (* happens-before at the writes of / is a subset of mo for / *) $\frac{happens-before}{happens-before} \leq \frac{modification-order}{happens-before} \land$ | tet reisse seguenze – reisse seguenze activitation timulus location-kird seguenzed before additional spectrominode with diraci dependency control dependency modifications or in let hypotetrical-intense seguenze - reisse seguenze seguenze activitational seguenzed before additional spectromized with data-dependency modifications or in let hypotetrical-intense seguenze - reisse seguenze seguenze additional spectromized with data-dependency modifications or in |
| case a of $\operatorname{Unlock} ___ \to T \parallel _ \to F$ | Int_more_of_innore_int_int_int_int_int_int_int_int_int_int | (* MO.SEQ.Criteross impose modification order *) $(\frac{mpanorbiting}{(-mpanorbiting)} \circ \frac{mpanorbiting}{(-mpanorbiting)} \circ \frac{mpanorbiting}{(-mpanorbiting)}$ | ns: symenwace-mensymenwace-menans: Actions titrains: location-ind apparente beneze autonoma-synceronaes-mena actions titrains: location-ind apparents/ provide a stational synceronaes-menans actions titrains in a station inde segmented before additional-synchronized-with data-dependency control-dependency of in 1et dependency-ardened-before = dependency-ardened.before: attrians titrains in additional-synchronized-with data-dependency control-dependency of in 1et dependency-ardened-before = dependency-ardened.before: attrians titrains in additional-synchronized-with data-dependency control-dependency of in 1et dependency-ardened-before = dependency-ardened.before: attrians titrains are defendency of modification-order release-sequence arrises-dependency-to in |
| is_atomic_load $a =$ | strict_total_order_over lock_unlock_actions lock_order ∧ | let zrion_zt_J = (z, floration z = SOME (I)) in | let inter-thread-happens-before = inter_thread-happens_before actions threads location-kind sequenced before additional-synchronized with data-dependency control-dependency synchronizes with dependency-ordered before in the happens-before = happens_before actions threads location-kind sequenced before additional-synchronized with data-dependency control-dependency inter-thread-happens-before in data move actions threads location-kind acquenced before additional-synchronized with data-dependency control-dependency inter-thread-happens-before in data move actions threads location-kind acquenced before additional-synchronized with data-dependency control-dependency inter-thread-happens-before in data move actions threads location-kind acquenced before additional-synchronized with data-dependency control-dependency inter-thread-happens-before in data move actions threads location-kind acquenced before additional-synchronized with data-dependency control-dependency inter-thread-happens-before in data move actions threads location-kind acquenced before additional-synchronized with data-dependency control-dependency inter-thread-happens-before in data move actions threads location-kind acquenced before additional-synchronized with data-dependency control-dependency inter-thread-happens-before in data move actions threads location-kind acquenced before additional-synchronized with data-dependency control-dependency inter-thread-happens-before in data move actions threads location-kind acquenced before additional-synchronized with data-dependency control-dependency inter-threads happens-before in data move actions threads location-kind acquenced before additional-synchronized with data-dependency control-dependency inter-threads happens-before in data move actions threads location-kind acquenced before additional-synchronized with data-dependency control-dependence in the data data data data data data data dat |
| | (* 30.4.1.2 A tread owns a mutex from the time it successfully calls one of the lock functions until it calls unlock.*) (* 30.4.1.20 Requires: The calling thread shall own the mutex. *) | (<u>netficate-odd</u>) (<u>netficate-odd</u>) (<u>netficate-odd</u>) | |
| $ \begin{array}{llllllllllllllllllllllllllllllllllll$ | (* 30.4.1.21 Effects: Releases the calling threads ownership of the mutex.*) $(\forall_{a_{\mu}} \in lock.unlock_actions: is_unlock a_{\mu} \Longrightarrow$ $(\exists_{a_{\mu}} \in lock.unlock_actions:$ | $\begin{array}{c} \text{visible_side_sifect} = a \xrightarrow{\text{side_side_sifect}} b = \\ & b = b \xrightarrow{\text{transmission}} b = \end{array}$ | cpp_memory_model opsem (p ∈ [regram) = let executions = ((actions (transk), location-kind, sequenced before, additional synchronized with, data dependency, rf, modification order, sc). access a visite threads lettice additional conclusional with data dependency, restrict/dependency, rf, modification order, sc). |
| is_atomic_rmw 2 = | $a_l \xrightarrow{lock_ander} a_u \land same_thread a_l a_u \land is_lock a_l)) \land$ | $z b \wedge$ is write $z \wedge is predi b \wedge same_bontion z \in h \wedge-(\neg c + (a + b) \wedge (a + b) \wedge$ | your p mana union of the state |
| case a of $\operatorname{ATOMIC_RMW} \begin{tabular}{c} & & \\ & &$ | (* 30.4.1.7 Effects: Blocks the calling thread until ownership of the mutex can be obtained for the calling thread.*) (* 30.4.1.9 Detrocodition: The calling thread over the mutex.*) | is write c Annucleation c bA a <u>laguestation</u> c <u>happen latin</u> b) | (unsequenced_news actions threads location-kind sequenced-before additional-synchronized-with data-dependency control-dependency ())) () (data_news' actions threads location-kind sequenced-before additional-synchronized-with data-dependency or modification-order sc \neq ()) then () |
| | | | I men // |
| is load a = case a of Load $____\to T \parallel_\to F$ | $(\forall a_{ij} \in lock_unlock_uartions, is_lock a_{ij} \implies$ $(\forall a_{ij} \in lock_unlock_uartions, is_lock a_{ij} \implies$ | | ete executions |

Is C++11 hopelessly complicated?

Programmers cannot be given this model.

However, with a formal definition, we can do proofs!

| | Operation | x86 Implementation |
|----------------------------|--------------------|---|
| | load(non-seq_ | cst) mov |
| | load(seq_cst) | lock xadd(0) |
| - Can we compile to x86? | store(non-seq. | _cst) mov |
| | store(seq_cst) | lock xchg |
| | fence(non-seq | _cst) no-op |
| | C + + 0x Operation | POWER Implementation |
| - Can we compile to Power? | | |
| | Non-atomic Load | ld |
| | Load Relaxed | ld |
| | Load Consume | <pre>ld (and preserve dependency)</pre> |
| | Load Acquire | <pre>ld; cmp; bc; isync</pre> |
| | Load Seq Cst | <pre>sync; ld; cmp; bc; isync</pre> |
| | Non-atomic Store | st |
| | Store Relaxed | st |
| | Store Release | lwsync; st |
| | Store Seq Cst | sync; st |

Is C++11 hopelessly complicated?

Simplifications:

Full model: *visible sequences of side effects* are unneded (HOL4) Derivative models:

- without consume, happens-before is transitive
- DRF programs using only seq_cst atomics are SC (false)

```
atomic_int x = 0;
atomic_int y = 0;
if (1 == x.load(seq_cst)) | if (1 == y.load(seq_cst))
atomic_init(&y, 1); atomic_init(&x, 1);
```

atomic_init is a non-atomic write, and in C++11 they race.

The current state of the standard

Fixed:

- in some cases, happens-before was cyclic
- coherence
- seq_cst atomics were more broken

Not fixed:

- self satisfying conditional







3. Sketch of an operational formalisation of x86-TSO

...starting with a formalisation of SC

Separate language and memory semantics

```
class ArrayWrapper
 2
     1
 3
         public:
 4
             ArrayWrapper (int n)
 5
                  : p vals( new int[ n ] )
 6
                  , size(n)
 7
             {}
8
             // copy constructor
 9
             ArrayWrapper (const ArrayWrapper& other)
10
                  : p vals( new int[ other. size
                 , _size( other._size )
                 for ( int i = 0; i < size; ++i )</pre>
                      p vals[ i ] = other. p vals[ i ];
16
18
             ~ArrayWrapper ()
19
                 delete [] p vals;
21
22
         private:
23
         int * p vals;
24
         int size;
25
     1;
```



program semantics defined via an LTS *memory* semantics defined via an LTS

Labels for interaction:

W_t[a]v : a write of value v to address a by thread t
R_t[a]v : a read of v from a by t by thread t
+ other events for barriers and locked instructions

Separate language and memory semantics



A tiny language

| location, x, m | address (or pointer value) | | |
|-------------------|----------------------------|------------------------|--|
| integer, n | integer | | |
| $thread_id, t$ | thread id | | |
| $k,\ i,\ j$ | | | |
| $expression, \ e$ | ::= | expression | |
| | $\mid n$ | integer literal | |
| | *x | read from pointer | |
| | *x = e | write to pointer | |
| | e; e' | sequential composition | |
| | e + e' | plus | |
| nrocess | | nrocass | |
| process, p | — | piocess | |
| | t:e | thread | |
| | p p' | parallel composition | |

What can a thread do in isolation?



Lifting to processes



A sequentially consistent memory

Take M to be a function from addresses to integers.

$$\begin{array}{l}
\underline{M \xrightarrow{l} M'} & M \text{ does } l \text{ to become } M' \\
\\
\underline{M(x) = n} \\
\underline{M \xrightarrow{\mathbb{R} x = n} M} & \text{MREAD} \\
\\
\hline{M \xrightarrow{\mathbb{R} x = n} M \oplus (x \mapsto n)} & \text{MWRITE}
\end{array}$$

SC semantics: whole system transitions

$$s \xrightarrow{l_t} s'$$
 s does l_t to become s'

 $\frac{p \xrightarrow{\tau_t} p'}{\langle p, \ M \rangle \xrightarrow{\tau_t} \langle p', \ M \rangle} \quad \mathsf{STAU}$

Synchronising between the processes and the memory.

SC semantics, example

All threads read and write the shared memory. Threads execute asynchronously, the semantics allows any interleaving of the thread transitions.

$$\begin{array}{c} \langle t_{1}:*x = 1 | t_{2}:*x = 2, \ \{x \mapsto 0\} \rangle \\ \mathsf{W}_{t_{1}} x=1 \\ \langle t_{1}:1 | t_{2}:*x = 2, \ \{x \mapsto 1\} \rangle \\ \mathsf{W}_{t_{2}} x=2 \\ \langle t_{1}:1 | t_{2}:2, \ \{x \mapsto 2\} \rangle \\ \langle t_{1}:1 | t_{2}:2, \ \{x \mapsto 2\} \rangle \\ \langle t_{1}:1 | t_{2}:2, \ \{x \mapsto 2\} \rangle \end{array}$$

Each interleaving has a linear order of reads and writes to memory.

...now we just have to define a TSO memory...

x86-TSO abstract machine



x86-tso: a formalisation using an LTS

The machine state s can be represented by a tuple (M,B,L):

- M : address -> value option
- B : tid -> (address * value) list
- L : tid option

where:

M is the shared memory, mapping addresses to values

B gives the store buffer for each thread

L is the global machine lock indicating when a thread has exclusive access to memory (omitted in these slides)

x86-tso abstract machine: selected transition rules

t is *not blocked* in machine state s = (M,B,L) if [... or] the lock is not held.

In buffer B(t) there are *no pending writes* for address x if there are no (x,v) elements in B(t).

RM: Read from memory

not_blocked(s, t) s.M(x) = vno_pending(s.B(t), x) $s \xrightarrow{\mathsf{R}_t x = v} s$

Thread t can read v from memory at address x if t is not blocked, the memory does contain v at x, and there are no writes to x in t's store buffer.

x86-tso abstract machine: selected transition rules

RB: Read from write buffer not_blocked(s, t) $\exists b_1 \ b_2. \ s.B(t) = b_1 ++[(x, v)] ++b_2$ no_pending(b_1, x) $s \xrightarrow{R_t x = v} s$

Thread t can read v from its store buffer for address x if t is not blocked and has v as the newest write to x in its buffer;

x86-tso abstract machine: selected transition rules

WB: Write to write buffer

$$s \quad \xrightarrow{\mathsf{W}_t x = v} \quad s \oplus \langle\!\![B := s.B \oplus (t \mapsto ([(x,v)] + s.B(t)))]\!\!\rangle$$

Thread t can write v to its store buffer for address x at any time;

WM: Write from write buffer to memory

$$\operatorname{not_blocked}(s, t)$$

 $s.B(t) = b ++[(x, v)]$

 $s \xrightarrow{\tau_t x = v}$

 $s \oplus \langle\!\![M := s.M \oplus (x \mapsto v)]\!\!\rangle \oplus \langle\!\![B := s.B \oplus (t \mapsto b)]\!\!\rangle$

If t is not blocked, it can silently dequeue the oldest write from its store buffer and place the value in memory at the given address, without coordinating with any hardware thread

4. Veryfing fence elimination optimisations

aka reasoning on the x86TSO operational memory model and compiler correctness



CompCertTSO



[POPL 2011]

CompCertTSO + fence optimisations





Compilers are *ideal* for verification



Compilers are:

- Basic computing infrastructure
- Generally reliable, but nevertheless contain many bugs
 e.g., Yang et al. [PLDI 2011] found 79 gcc & 202 llvm bugs
- "Specifiable": compiler correctness = preservation of behaviours
- Interesting: naturally higher-order, involve clever algorithms
- Big, but modular

Language semantics

The semantics of all the CompCertTSO languages is defined by:

- a type of programs, prg
- a type of states, states
- a set of initial states for each program, init $\in prg \rightarrow \mathbb{P}(states)$
- a transition relation, $\rightarrow \in \mathbb{P}(\text{states} \times \text{event} \times \text{states})$

call, return, fail, oom, T

The visible behaviour of a program is defined by the external function calls (call) and returns (return), errors (fail), and running out of memory (oom).

Traces

Finite sequences of call & return events ending with:
 end: successful termination,
 inftau: infinite execution that stops performing visible events
 oom: execution runs out of memory

- Infinite sequences of call & return events;

$$\begin{aligned} \operatorname{traces}(p) &\stackrel{\text{def}}{=} & \{\ell \cdot \operatorname{end} \mid \exists s \in \operatorname{init}(p). \ \exists s'. \ s \stackrel{\ell}{\Rightarrow} s' \wedge s' \not\rightarrow \} \\ & \cup \{\ell \cdot tr \mid \exists s \in \operatorname{init}(p). \ \exists s'. \ s \stackrel{\ell \cdot \operatorname{fail}}{===} s'\} \\ & \cup \{\ell \cdot \operatorname{inftau} \mid \exists s \in \operatorname{init}(p). \ \exists s'. \ s \stackrel{\ell}{\Rightarrow} s' \wedge \operatorname{inftau}(s')\} \\ & \cup \{\ell \cdot \operatorname{oom} \mid \exists s \in \operatorname{init}(p). \ \exists s'. \ s \stackrel{\ell}{\Rightarrow} s'\} \\ & \cup \{tr \mid \exists s \in \operatorname{init}(p). \ s \text{ can do the infinite trace } tr\} \end{aligned}$$

NB: Erroneous computations become undefined after the first error.

Compiler correctness



Store buffering



Store buffering














Store buffering + fences



Store buffering + fences





Who inserts fences?

1. The *programmer*, explicitly. Example: Fraser's lockfree-lib:

```
/*
 * II. Memory barriers.
 * MB(): All preceding memory accesses must commit before any later accesses.
 *
 * If the compiler does not observe these barriers (but any sane compiler
 * will!), then VOLATILE should be defined as 'volatile'.
 */
#define MB() __asm___volatile__ ("lock; addl $0,0(%%esp)" : : : "memory")
```

2. The *compiler*, to implement a high-level memory model, e.g. **SEQ_CST** C++0x low-level atomics on x86:

Load SEQ_CST: MFENCE; MOV Store SEQ_CST: MOV; MFENCE

Fence instructions

1. Fences are necessary

to implement locks & not fully-commutative linearizable objects (e.g., stacks, queues, sets, maps).

[Attiya et al., POPL 2011]

2. Fences can be expensive

If we have two consecutive fence instructions, we can remove the *latter*:



The *buffer is already empty* when the second fence is executed.

Generalisation:

MFENCE NON-WRITE INSTR ... NON-WRITE INSTR MFENCE MFENCE NON-WRITE INSTR ... NON-WRITE INSTR NOP

FE1

A fence is redundant if it always follows a previous fence or locked instruction in program order, and no memory store instructions are in between.

A *forward* data-flow problem over the boolean domain $\{\bot, \top\}$

Associate to each program point:

 ⊥ : along all execution paths there is an atomic instruction *before* the current program point, with no intervening writes;

op : otherwise.

 $T_1(nop, \mathcal{E})$ $= \mathcal{E}$ $T_1(\operatorname{op}(op, \vec{r}, r), \mathcal{E})$ $= \mathcal{E}$ $T_1(\texttt{load}(\kappa, addr, \vec{r}, r), \mathcal{E})$ $= \mathcal{E}$ $T_1(\mathtt{store}(\kappa, addr, \vec{r}, src), \mathcal{E})$ = T $T_1(\texttt{call}(sig, ros, args, res), \mathcal{E}) = \top$ $T_1(\text{cond}(cond, args), \mathcal{E})$ $= \mathcal{E}$ $T_1(\text{return}(optarg), \mathcal{E})$ = T $T_1(\texttt{threadcreate}(optarg), \mathcal{E})$ = T $T_1(\texttt{atomic}(aop, \vec{r}, r), \mathcal{E})$ $= \bot$ $T_1(\texttt{fence}, \mathcal{E})$ $= \bot$

 $\mathcal{FE}_{1}(n) = \begin{cases} \top & \text{if predecessors}(n) = \emptyset \\ \bigsqcup_{p \in \text{predecessors}(n)} T_{1}(\textit{instr}(p), \mathcal{FE}_{1}(p)) & \text{otherwise} \end{cases}$

A fence is redundant if it always follows a previous fence or locked instruction in program order, and no memory store instructions are in between.

FE1

A *forward* data-flow problem over $T_1(\texttt{nop},\mathcal{E})$ $= \mathcal{E}$ the bo Assoc Implementation: \perp : alo is a 1. Use CompCert implementation of Kildall algorithm CUr to solve the data-flow equations. no 2. Replace MFENCEs for which the analysis returns \perp ⊤:oth with NOP instructions. Ø $\mathcal{FE}_1(n)$ $\bigsqcup_{p \in \text{predecessors}(n)} T_1(\textit{instr}(p), \mathcal{FE}_1(p))$ otherwise

If we have two consecutive fence instructions, we can remove the *former*:



Intuition: the visible effects initially published by the former fence, are now published by the latter, and nobody can tell the difference.

Generalisation:

MFENCE INSTRUCTION 1 ... INSTRUCTION n MFENCE



NOP INSTRUCTION 1 ... INSTRUCTION n MFENCE

If there are reads in between the fences...

$$[x] = [y] = 0$$

$$Thread 0$$

$$MOV [x] \leftarrow 1$$

$$MOV [y] \leftarrow 1$$

$$MFENCE$$

$$MOV EAX \leftarrow [y]$$

$$MFENCE$$

$$MOV EBX \leftarrow [x]$$

$$EAX = EBX = 0$$
forbidden

but

[x]=[y]=0

Thread 0Thread 1MOV
$$[x] \leftarrow 1$$
MOV $[y] \leftarrow 1$ NOPMOV EAX \leftarrow [y]MOV EAX \leftarrow [y]MFENCEMFENCEMOV EBX \leftarrow [x]

EAX = EBX = 0allowed

If there are reads in between the fences...



Swapping a **STORE** and a **MFENCE** is sound:

MFENCE; STORE



STORE; MFENCE

1. transformed program's behaviours \subseteq source program's behaviours (source program might leave pending write in its buffer)

2. There is the new intermediate state if the buffer was initially non-empty, but this intermediate state is not observable.

(a local read is needed to access the local buffer)

Intuition: Iterate this swapping...

A fence is redundant if it always precedes a later fence or locked instruction in program order, and no memory read instructions are in between.

A *backward* data-flow problem over the boolean domain $\{\bot, \top\}$

Associate to each program point:

⊥ : along all execution paths there is an atomic instruction *after* the current program point, with no intervening reads;

 \top : otherwise.

 $= \mathcal{E}$ $T_2(nop, \mathcal{E})$ $T_2(\operatorname{op}(op, \vec{r}, r), \mathcal{E})$ $= \mathcal{E}$ $T_2(\texttt{load}(\kappa, addr, \vec{r}, r), \mathcal{E})$ = T $T_2(\texttt{store}(\kappa, addr, \vec{r}, src), \mathcal{E})$ $=\mathcal{E}$ $T_2(\texttt{call}(sig, ros, args, res), \mathcal{E}) = \top$ $T_2(\text{cond}(cond, args), \mathcal{E})$ $=\mathcal{E}$ $T_2(\text{return}(optarg), \mathcal{E})$ = T $T_2(\texttt{threadcreate}(optarg), \mathcal{E})$ = T $T_2(\texttt{atomic}(aop, \vec{r}, r), \mathcal{E})$ $= \bot$ $T_2(\texttt{fence}, \mathcal{E})$ $= \bot$

$$\mathcal{FE}_{2}(n) = \begin{cases} \top & \text{if successors}(n) = 0 \\ \bigcup_{s \in \text{successors}(n)} T_{2}(\textit{instr}(s), \mathcal{FE}_{2}(s)) & \text{otherwise} \end{cases}$$

FE1 and FE2 are both useful

Removed by FE1 but not FE2:

MFENCE MOV EAX <- [y] MFENCE MOV EBX <- [y]

Removed by FE2 but not FE1:

MOV [x] <- 1 MFENCE MOV [x] <- 2 MFENCE

Informal correctness argument



This argument works for *finite traces*, but not for *infinite traces* as the later fence might never be executed:

MFENCE; STORE; WHILE(1); MFENCE NOP; STORE; WHILE(1); MFENCE

Basic simulations

Exhibiting a basic simulation implies: $traces(compile(p)) \setminus \{t \cdot inftau \mid t trace\} \subseteq traces(p)$ "simulation can stutter forever" **Definition 2 (Measured sim.).** A measured simulation is any basic simulation $(\sim, >)$ such that > is well-founded.

Theorem 1. If there exists a measured simulation for the compilation function compile, then for all programs p, traces(compile(p)) \subseteq traces(p).

Simulation for FE2

 $s =_i t$ iff thread *i* of *s* and *t* have identical pc, local states and buffers

 $s \sim_i s'$ iff thread *i* of s can execute zero or more NOP, OP, STORE and MFENCE instructions and end in the state s'

 $s \sim t$ iff

- -t's CFG is the optimised version of s's CFG; and
- s and t have identical memories; and
- \forall thread *i*, either $s \equiv_i t$ or

the analysis for *i*'s pc returned \perp and $\exists s', s \sim_i s'$ and $s' \equiv_i t$ "s is some instructions behind and can catch up"

Stutter condition:

t > t' iff $t \rightarrow t'$ by a thread executing a NOP, OP, STORE OF MFENCE (and t's buffer being non-empty)

Simulation for FE2

| $S \equiv_i t$ iff the | pread <i>i</i> of s and t have identical pc. local states and buffers | 3 |
|--|---|-----------------------|
| s ∼i s' iff th mfe | But if (1) all threads have non-empty buffers, and (2) are stuck executing infinite loops, and (3) no writes are ever propagated to memory, | |
| $s \sim t$ iff | then we can stutter forever. | |
| – t's CFG – s and t – ∀ thread | (i.e., > is not well-founded.) | |
| | the analysis for <i>i</i> 's pc returned \perp and $\exists s', s \sim_i s'$ and s "s is some instructions behind and can catch up | s' ≡ <i>i t</i> p″ |

Stutter condition:

t > t' iff $t \rightarrow t'$ by a thread executing a NOP, OP, STORE OF MFENCE (and t's buffer being non-empty)

Simulation for FE2

| $S \equiv_i t$ iff three | ead <i>i</i> of s and t have identical pc. local states and buffers | | | | | | | |
|-------------------------------------|---|--|--|--|--|--|--|--|
| s ∼; s' iff tł mfe: | But if (1) all threads have non-empty buffers, and (2) are stuck executing infinite loops, and (3) no writes are ever propagated to memory, | | | | | | | |
| s~t iff | then we can stutter forever. | | | | | | | |
| – t's CFG | | | | | | | | |
| -s and t | (i. Solution 1: Assume this case never arises (<i>fairness</i>) | | | | | | | |
| – ∀ thread | | | | | | | | |
| Solution 2: Do a case split. | | | | | | | | |
| | If this case does not arise, we are done. | | | | | | | |
| Stutter condit t > t' iff t | If it does, use a different (weaker) simulation to construct an infinite trace for the source | | | | | | | |
| (a | | | | | | | | |

Definition 3 (Weaktau sim.). A weaktau simulation consists of a basic simulation $(\sim, >)$ with and an additional relation between source and target states, $\simeq \in \mathbb{P}(src.states \times tgt.states)$ satisfying the following properties:

$$\begin{array}{ll} sim_weaken: \forall s, t. \ s \sim t \implies s \simeq t \\ sim_wstep: \forall s \, t \, t'. \ s \simeq t \wedge t \xrightarrow{\tau} t' \wedge t > t' \implies \\ & (s \xrightarrow{\tau} * \xrightarrow{\texttt{fail}} _) & -s \ reaches \ a \ failure \\ & \lor (\exists s'. \ s \xrightarrow{\tau} * \xrightarrow{\tau} s' \wedge s' \simeq t') & -s \ does \ a \ matching \ step \ sequence. \end{array}$$

Theorem 2. If there exists a weaktau-simulation $(\sim, >, \simeq)$ for the compilation function compile, then for all programs p, traces(compile(p)) \subseteq traces(p).

Remarks:

- Once the simulation game moves from ~ to \simeq , stuttering is forbidden;
- Can view difference between ~ and ~ as a boolean prophecy variable.

Weaktau simulation for FE2

 $s \sim t$, t > t' as before.

 $s \simeq t \text{ iff}$

-t's CFG is the optimised version of s's CFG; and

 $-\forall i, \exists S' \text{ s.t. } S \sim_i S' \equiv_i t.$

(i.e., same as $s \sim t$ except that the memories memories are unrelated.)

A closer look at the RTL

Patterns like that on the left are common.

FE1 and FE2 do not optimise these patterns.

It would be nice to hoist those fences out of the loop.



FENCE

FENCE

nop

if

nop

store

ifso

ifnot

nop

return

A closer look at the RTL



A closer look at the RTL



Partial redundancy elimination



Partial redundancy elimination



A: a backward analysis returning ⊤ if along
 some path after the current program point
 there is an atomic instruction with no
 intervening reads;

B: a forward analysis returning ⊥ if along all paths to the current program point there is a fence with no later reads or atomic instructions.

Replace NOP with FENCE after conditionals if:

- B returns ⊥
- A returns ⊥
- A returns \top on the other branch



Evaluation of the optimisations

- Insert MFENCEs before every read (br), or after every write (aw).
- Count the MFENCE instructions in the generated code.

| | br | br+FE1 | aw | aw+FE2 | aw+PRE+FE2 |
|-----------|------|--------|-----|--------|------------|
| Dekker | 3 | 2 | 5 | 4 | 4 |
| Bakery | 10 | 2 | 4 | 3 | 3 |
| Treiber | 5 | 2 | 3 | 1 | 1 |
| Fraser | 32 | 18 | 19 | 12 | 11 |
| TL2 | 166 | 95 | 101 | 68 | 68 |
| Genome | 133 | 79 | 62 | 41 | 41 |
| Labyrinth | 231 | 98 | 63 | 42 | 42 |
| SSCA | 1264 | 490 | 420 | 367 | 367 |

Evaluation of the optimisations

- Insert MFENCEs before every read (br), or after every write (aw).


Conclusion

Syllabus



In these lectures we have covered the hardware models of two modern computer architectures (x86 and Power/ARM - at least for a large subset of their instruction set).

We have seen how compiler optimisations can also break concurrent programs and the importance of defining the memory model of high-level programming languages (and we have seen in detail the C++11 memory model).

We have also introduced some proof methods to reason about concurrency.

After these lectures, you might have the feeling that multicore programming is a mess and things can't just work.



The memory models of modern hardware are better understood.

Programming languages attempt to specify and implement reasonable memory models.

Researchers and programmers are now interested in these problems.







All these lectures are based on work done with/by my colleagues. Thank you!





And thank you all for attending these lectures!

Please, fill the course evaluation form. It is vital feedback to make a better course next year.

